microcode_size.h\microcode\fsp_baytrail\intel\soc\src - coreboot-staging - Partial non-authoritative staging tree (partial copy of Raptor Engineering's internal coreboot staging tree) Don't use unless Gerrit is malfunctioning or down! https://www.raptorengineering.com

summary refs log tree commit diff stats

path: root/src/soc/intel/fsp_baytrail/microcode/microcode_size.h

blob: ec553146affdad433eda1c2c5aaa291a83d4eaa7 (plain)

1 2	`/* Maximum size of the area that the FSP will search for the correct microcode */ #define MICROCODE_REGION_LENGTH 0x30000`

OpenPOWER on IntegriCloud