summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/fsp_baytrail/microcode/microcode_blob.c
blob: 57aae34349473aa1bd37dd4e9ac42881d9d3f904 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

unsigned microcode[] = {

/*
 * The problem is that these microcode files are not in the tree. They come
 * with FSP, so let the user deal with the include paths when HAVE_FSP_BIN
 * is enabled.
 */
#if IS_ENABLED(CONFIG_HAVE_FSP_BIN)

/* Region size is 0x30000 - update in microcode_size.h if it gets larger. */
#include "M0230672228.h"  // M0230672: Baytrail "Super SKU" B0/B1
#include "M0130673322.h"  // M0130673: Baytrail I B2 / B3
#include "M0130679901.h"  // M0130679: Baytrail I D0

#endif
	/*  Dummy terminator  */
	0x0, 0x0, 0x0, 0x0,
	0x0, 0x0, 0x0, 0x0,
	0x0, 0x0, 0x0, 0x0,
	0x0, 0x0, 0x0, 0x0,
};
OpenPOWER on IntegriCloud