summaryrefslogtreecommitdiffstats
path: root/src/southbridge
Commit message (Expand)AuthorAgeFilesLines
* southbridge/amd: add support for Bolton FCHFelix Held2015-11-206-7/+27
* AMD Bettong: refactor PCI interrupt tableWANG Siyuan2015-11-202-2/+9
* AMD Hudson: Use amdfwtool to integrate firmwares.Zheng Bao2015-11-192-390/+138
* x86: Add Kconfig to disable early bootblock postcodesMartin Roth2015-11-191-0/+1
* src/southbridge/amd/sr5650: Always configure lane director on startupTimothy Pearson2015-11-151-10/+3
* southbridge/amd/sb700: Fix random persistent SATA AHCI drive detection failureTimothy Pearson2015-11-151-39/+42
* southbridge/amd/sb700: Fix SATA port 4/5 drive detectionTimothy Pearson2015-11-121-4/+38
* southbridge/amd/sb700: Recover if AHCI disk detection failsTimothy Pearson2015-11-121-8/+75
* src/southbridge/amd/sb700: Reset SATA controller in AHCI mode during startupTimothy Pearson2015-11-121-12/+35
* southbridge/amd/sb700: Do drive detection even in AHCI modeTimothy Pearson2015-11-121-46/+53
* southbridge/amd/sb700: Add option to disable SATA ALPMTimothy Pearson2015-11-121-0/+12
* cpu/amd: Add CC6 supportTimothy Pearson2015-11-116-11/+38
* southbridge/amd/sb700: Fix build failure from merging patches out of orderTimothy Pearson2015-11-111-0/+1
* southbridge/amd/sb700: Disable broken SATA MSI functionalityTimothy Pearson2015-11-111-3/+4
* southbridge/amd/sb700: Indicate iSATA/eSATA port typeTimothy Pearson2015-11-112-0/+20
* southbridge/amd/sb700: Add AHCI supportTimothy Pearson2015-11-114-118/+257
* southbridge/intel: Add FSP based i89xx southbridge supportMarc Jones2015-11-1041-0/+8866
* amd binaryPI: Fix usbdebugKyösti Mälkki2015-11-061-3/+3
* AGESA BiosCallouts: Remove castKyösti Mälkki2015-11-061-2/+2
* intel/i945: Consolidate MADT handlingVladimir Serbinenko2015-11-051-0/+29
* sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber2015-11-042-2/+19
* southbridge/amd/sb700: Remove acpi_get_sleep_type for early CBMEMTimothy Pearson2015-10-311-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-31804-3209/+0
* Drop southbridge intel/esb6300Stefan Reinauer2015-10-3018-1170/+0
* Drop southbridge intel/i82801cxStefan Reinauer2015-10-3013-797/+0
* More Hudson 64bit fixesStefan Reinauer2015-10-303-9/+9
* SB900 64bit fixesStefan Reinauer2015-10-301-1/+1
* SB700: 64bit fixesStefan Reinauer2015-10-301-1/+1
* Hudson: Port to 64bitStefan Reinauer2015-10-302-7/+16
* southbridge/nvidia/ck804: Fix FIDVID build failure on CK804Timothy Pearson2015-10-302-0/+10
* amd/cimx/sb800/late.c: Add comment in `sb800_init()`Paul Menzel2015-10-291-0/+1
* amd/sb700: clean up recommended changesMartin Roth2015-10-292-7/+1
* southbridge/nvidia/ck804: Fix boot hang on ASUS KFSN4-DRE w/ K8 CPUTimothy Pearson2015-10-291-1/+4
* southbridge/amd/sb700: Add Suspend to RAM (S3) supportTimothy Pearson2015-10-276-10/+214
* southbridge/amd/sr5650: Add AMD Family 15h CPU supportTimothy Pearson2015-10-261-0/+2
* southbridge/amd/sb700: Add option for last power state after failureTimothy Pearson2015-10-251-14/+31
* southbridge/amd/sb700: Set up uninitialized devices in early bootTimothy Pearson2015-10-254-8/+56
* southbridge/amd/sr5650: Fix hardcoded printk() function names in pcie.cTimothy Pearson2015-10-241-5/+5
* southbridge/amd/sb700: Fix boot hang on ASUS KGPE-D16Timothy Pearson2015-10-242-0/+12
* southbridge/amd/sb700/acpi: Add IDE / SATA ASL codeTimothy Pearson2015-10-242-0/+367
* southbridge/amd/sr5650: Fix boot failure on ASUS KGPE-D16Timothy Pearson2015-10-245-30/+456
* southbridge/amd/sb700: Allow use of auxiliary SMBUS controllerTimothy Pearson2015-10-244-11/+57
* southbridge/amd/sr5650: Add optional delay after link trainingTimothy Pearson2015-10-242-0/+7
* amd/agesa/hudson: Add support for hiding the USB1.1-only OHCITobias Diedrich2015-10-241-0/+15
* amd/sb800: Make UsbRxMode per-board customizableTobias Diedrich2015-10-241-1/+1
* southbridge/intel: Move `i82801gx/acpi/platform.asl` to `common/acpi`Paul Menzel2015-10-231-0/+0
* southbridge/amd/sr5650: Fix GPP3a link training in higher width modesTimothy Pearson2015-10-231-4/+47
* Revert "Remove sandybridge and ivybridge FSP code path"Martin Roth2015-10-2239-0/+9626
* intel/southbridge/bd82x6x: Add option to set SPI VSCC registersNico Huber2015-10-162-0/+20
* southbridge/amd/sr5650: Remove unnecessary register configurationTimothy Pearson2015-10-161-1/+1
OpenPOWER on IntegriCloud