summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel
Commit message (Expand)AuthorAgeFilesLines
* i945: Add Display defines for int15h handler.Denis 'GNUtoo' Carikli2013-06-071-0/+11
* Intel 945: Select LAPIC_MONOTONIC_TIMER for X86EMU_DEBUG_TIMINGSDenis 'GNUtoo' Carikli2013-06-051-0/+1
* Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich2013-06-042-16/+0
* haswell: fix overflow handling TOUUDAaron Durbin2013-06-031-2/+4
* Intel GM45, 945, SNB: Move `multiply_to_tsc()` to `tsc.h`Ronald G. Minnich2013-05-253-37/+0
* Intel Sandy Bridge: udelay.c: Change comparison from <= to <Paul Menzel2013-05-231-1/+1
* intel/gm45: Add more debug output to read/write trainingNico Huber2013-05-221-6/+22
* intel/gm45: Handle overflows during DDR3 write trainingNico Huber2013-05-221-28/+63
* intel/gm45: Refactor DDR3 write trainingNico Huber2013-05-221-31/+54
* intel/gm45: Handle overflows during DDR3 read trainingNico Huber2013-05-221-28/+60
* intel/gm45: Refactor DDR3 read trainingNico Huber2013-05-221-28/+46
* intel/gm45: Fix interpretation of VT-d disable bitNico Huber2013-05-221-1/+1
* intel/i5000: Remove unused copy of udelay.cNico Huber2013-05-211-85/+0
* Get rid of a number of __GNUC__ checksStefan Reinauer2013-05-101-2/+0
* northbridge/intel/i5000/udelay.c: Remove unused header `console.h`Paul Menzel2013-05-101-1/+1
* Drop prototype guarding for romccStefan Reinauer2013-05-102-4/+0
* haswell: use tsc for udelay()Aaron Durbin2013-05-072-64/+0
* boot: remove cbmem_post_handling()Aaron Durbin2013-05-016-16/+14
* Intel i945: ACPI: Add _OSC methodDenis 'GNUtoo' Carikli2013-04-181-0/+19
* Lenovo ThinkPad X60: Add Native VGA init.Denis 'GNUtoo' Carikli2013-04-161-0/+19
* sandybridge: enable ROM cachingAaron Durbin2013-04-031-0/+3
* sandybridge: add option to mark graphics memory write-combining.Aaron Durbin2013-03-292-1/+26
* haswell: add option to mark graphics memory write-combining.Aaron Durbin2013-03-292-1/+26
* x86: add new mtrr implementationAaron Durbin2013-03-291-14/+2
* resources: introduce reserved_ram_resource()Aaron Durbin2013-03-232-13/+16
* haswell: use dynamic cbmemAaron Durbin2013-03-222-2/+13
* coreboot: dynamic cbmem requirementAaron Durbin2013-03-221-15/+0
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-2231-32/+7
* haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie2013-03-211-9/+4
* haswell: Drop the device ID check in graphics init pathDuncan Laurie2013-03-211-16/+0
* haswell: add multipurpose SMM memory regionAaron Durbin2013-03-211-2/+2
* haswell: use s3_resume field in romstage_handoffAaron Durbin2013-03-211-12/+13
* haswell: cbmem_get_table_location() implementationAaron Durbin2013-03-211-4/+15
* haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie2013-03-201-5/+0
* haswell: move call site of save_mrc_data()Aaron Durbin2013-03-182-8/+3
* haswell: remove unused sys_info structureAaron Durbin2013-03-182-12/+0
* haswell: adjust CAR usageAaron Durbin2013-03-181-3/+16
* haswell: fix ACPI MCFG tableAaron Durbin2013-03-183-7/+5
* haswell: enable caching before SMM initializationAaron Durbin2013-03-181-10/+1
* haswell platforms: restructure romstage mainAaron Durbin2013-03-172-34/+5
* haswell: include TSEG region in cacheable memoryAaron Durbin2013-03-171-2/+24
* i945: Replace some two magic values by defined namesPatrick Georgi2013-03-171-4/+4
* haswell: don't add a 0-sized memory range resourceAaron Durbin2013-03-161-1/+2
* Google Link: Add remaining code to support native graphicsRonald G. Minnich2013-03-151-8/+39
* haswell: Fix BDSM and BGSM indicies in memory mapAaron Durbin2013-03-151-2/+2
* haswell: reserve default SMRAM spaceAaron Durbin2013-03-151-7/+33
* haswell: resource allocationAaron Durbin2013-03-152-191/+275
* haswell: more ULT/LP support and minor tweaksDuncan Laurie2013-03-141-0/+3
* haswell: Add VGA PCI ID mappingsAaron Durbin2013-03-141-8/+13
* haswell: Add ULT device IDsDuncan Laurie2013-03-142-6/+24
OpenPOWER on IntegriCloud