summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/i440bx/raminit.c
Commit message (Expand)AuthorAgeFilesLines
* Add (parts of the) support for multiple DIMMs on the Intel 440BX chipset.Uwe Hermann2008-12-091-32/+63
* Remove the unnecessary memctrl[] indirection, 440BX only has oneUwe Hermann2008-11-271-72/+51
* The ARRAY_SIZE macro is convenient, yet mostly unused. Switch lots ofCarl-Daniel Hailfinger2008-10-011-1/+2
* A duplicate register address is incremented in table register_values.Mats Erik Andersson2008-09-301-1/+1
* Please bear with me - another rename checkin. This qualifies as trivial, noStefan Reinauer2008-01-181-1/+1
* Drop duplicated and unneeded #defines from some northbridges (trivial).Uwe Hermann2007-10-271-1/+1
* Minor tweaks in the 440BX RAM init code (trivial).Uwe Hermann2007-06-071-18/+28
* Lower the RAM init delays we use on the Intel 440BX.Uwe Hermann2007-05-281-12/+9
* Various 440BX and Tyan S1846 related minor changes and fixes (trivial):Uwe Hermann2007-05-271-10/+25
* Cosmetics (trivial).Uwe Hermann2007-05-041-3/+1
* Fix typo: s/PRINT_DEBUG_/PRINT_DEBUG/ (trivial).Uwe Hermann2007-04-301-1/+1
* Initial Intel 440BX RAM initialization framework.Uwe Hermann2007-04-011-363/+504
* add framework for i440bx chipsetRichard Smith2006-07-241-0/+399
OpenPOWER on IntegriCloud