summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/broadwell/bootblock
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2014-10-20 13:46:39 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-04-07 18:23:23 +0200
commit4ee4bd5bb000b5c78e3d4a3f0113fe1e46e44851 (patch)
treeb784e37198840e63eb5dacc5aa5611543d06b5d0 /src/soc/intel/broadwell/bootblock
parent18ea2d3fbdf89f60a74dc8aabfdb2aa4d3475754 (diff)
downloadcoreboot-staging-4ee4bd5bb000b5c78e3d4a3f0113fe1e46e44851.zip
coreboot-staging-4ee4bd5bb000b5c78e3d4a3f0113fe1e46e44851.tar.gz
broadwell: Change all SoC headers to <soc/headername.h> system
This patch aligns broadwell to the new SoC header include scheme. BUG=None TEST=Tested with whole series. Compiled Auron and Samus. Change-Id: I0cb6aa3d17ce28890e586be1c2c7ad16d91dd925 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 23bcaa8110c4b63999c6ebf370045e9bef87ce6e Original-Change-Id: I613ec0e2b970c75d1f8f7d9bb454bcf11abc78f0 Original-Signed-off-by: Julius Werner <jwerner@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/224507 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/9364 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@google.com>
Diffstat (limited to 'src/soc/intel/broadwell/bootblock')
-rw-r--r--src/soc/intel/broadwell/bootblock/cpu.c4
-rw-r--r--src/soc/intel/broadwell/bootblock/pch.c10
-rw-r--r--src/soc/intel/broadwell/bootblock/systemagent.c4
3 files changed, 9 insertions, 9 deletions
diff --git a/src/soc/intel/broadwell/bootblock/cpu.c b/src/soc/intel/broadwell/bootblock/cpu.c
index 796f884..3a47d13 100644
--- a/src/soc/intel/broadwell/bootblock/cpu.c
+++ b/src/soc/intel/broadwell/bootblock/cpu.c
@@ -25,8 +25,8 @@
#include <arch/io.h>
#include <halt.h>
#include <cpu/intel/microcode/microcode.c>
-#include <broadwell/rcba.h>
-#include <broadwell/msr.h>
+#include <soc/rcba.h>
+#include <soc/msr.h>
static void set_var_mtrr(
unsigned reg, unsigned base, unsigned size, unsigned type)
diff --git a/src/soc/intel/broadwell/bootblock/pch.c b/src/soc/intel/broadwell/bootblock/pch.c
index 2475a25..0115719 100644
--- a/src/soc/intel/broadwell/bootblock/pch.c
+++ b/src/soc/intel/broadwell/bootblock/pch.c
@@ -19,11 +19,11 @@
#include <arch/io.h>
#include <cpu/x86/tsc.h>
-#include <broadwell/iomap.h>
-#include <broadwell/lpc.h>
-#include <broadwell/pci_devs.h>
-#include <broadwell/rcba.h>
-#include <broadwell/spi.h>
+#include <soc/iomap.h>
+#include <soc/lpc.h>
+#include <soc/pci_devs.h>
+#include <soc/rcba.h>
+#include <soc/spi.h>
static void store_initial_timestamp(void)
{
diff --git a/src/soc/intel/broadwell/bootblock/systemagent.c b/src/soc/intel/broadwell/bootblock/systemagent.c
index b5f82b2..15e7fc8 100644
--- a/src/soc/intel/broadwell/bootblock/systemagent.c
+++ b/src/soc/intel/broadwell/bootblock/systemagent.c
@@ -18,8 +18,8 @@
*/
#include <arch/io.h>
-#include <broadwell/pci_devs.h>
-#include <broadwell/systemagent.h>
+#include <soc/pci_devs.h>
+#include <soc/systemagent.h>
static void bootblock_northbridge_init(void)
{
OpenPOWER on IntegriCloud