diff options
author | Stefan Reinauer <stepan@coresystems.de> | 2010-09-25 10:40:47 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2010-09-25 10:40:47 +0000 |
commit | 10ec0fed8e3336d52ab35f8da91a2a9423d3e969 (patch) | |
tree | f76e6ca8d7343970aec0d404d3ac96bea02df37e /src/northbridge/intel/e7520 | |
parent | ff492b18550d6e24cdaffbb265f2fecc294486a3 (diff) | |
download | coreboot-staging-10ec0fed8e3336d52ab35f8da91a2a9423d3e969.zip coreboot-staging-10ec0fed8e3336d52ab35f8da91a2a9423d3e969.tar.gz |
- Fix race condition in option_table.h generation by moving the include
statement to those files that actually need it. This significantly
reduces the number of dependencies, so it's no longer extremely ugly to
specify them manually (see the src/pc80/Makefile.inc portion)
- Add double include guards around option_table.h defines
- Also, drop the AMD DBM690T work around for the issue
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Myles Watson <mylesgw@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5838 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/intel/e7520')
-rw-r--r-- | src/northbridge/intel/e7520/raminit.c | 11 |
1 files changed, 8 insertions, 3 deletions
diff --git a/src/northbridge/intel/e7520/raminit.c b/src/northbridge/intel/e7520/raminit.c index 7f1b9d5..0ef73cc 100644 --- a/src/northbridge/intel/e7520/raminit.c +++ b/src/northbridge/intel/e7520/raminit.c @@ -23,6 +23,9 @@ #include <stdlib.h> #include "raminit.h" #include "e7520.h" +#if CONFIG_HAVE_OPTION_TABLE +#include "option_table.h" +#endif #define BAR 0x40000000 @@ -619,11 +622,13 @@ static int spd_set_dram_controller_mode(const struct mem_controller *ctrl, } ecc = 2; - if (read_option(CMOS_VSTART_ECC_memory,CMOS_VLEN_ECC_memory,1) == 0) { +#if CONFIG_HAVE_OPTION_TABLE + if (read_option(CMOS_VSTART_ECC_memory, CMOS_VLEN_ECC_memory, 1) == 0) { ecc = 0; /* ECC off in CMOS so disable it */ print_debug("ECC off\n"); - } - else { + } else +#endif + { print_debug("ECC on\n"); } drc &= ~(3 << 20); /* clear the ecc bits */ |