summaryrefslogtreecommitdiffstats
path: root/src/cpu/amd/car/post_cache_as_ram.c
diff options
context:
space:
mode:
authorMyles Watson <mylesgw@gmail.com>2009-09-29 14:56:15 +0000
committerMyles Watson <mylesgw@gmail.com>2009-09-29 14:56:15 +0000
commit6e2357676fb9ccf202ac3dbc66c83a040f061a4e (patch)
tree3cb788b3a5c6866737ea33894ce35ebb4dd80deb /src/cpu/amd/car/post_cache_as_ram.c
parent5e54871375a3416c576d1d1fbdfddda2dbcc7411 (diff)
downloadcoreboot-staging-6e2357676fb9ccf202ac3dbc66c83a040f061a4e.zip
coreboot-staging-6e2357676fb9ccf202ac3dbc66c83a040f061a4e.tar.gz
Remove some warnings.
Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4686 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/amd/car/post_cache_as_ram.c')
-rw-r--r--src/cpu/amd/car/post_cache_as_ram.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/amd/car/post_cache_as_ram.c b/src/cpu/amd/car/post_cache_as_ram.c
index 9e988f0..c42e833 100644
--- a/src/cpu/amd/car/post_cache_as_ram.c
+++ b/src/cpu/amd/car/post_cache_as_ram.c
@@ -27,10 +27,10 @@ static void inline __attribute__((always_inline)) memcopy(void *dest, const voi
static void vErrata343(void)
{
+#ifdef BU_CFG2_MSR
msr_t msr;
unsigned int uiMask = 0xFFFFFFF7;
-#ifdef BU_CFG2_MSR
msr = rdmsr(BU_CFG2_MSR);
msr.hi &= uiMask; // set bit 35 to 0
wrmsr(BU_CFG2_MSR, msr);
OpenPOWER on IntegriCloud