summaryrefslogtreecommitdiffstats
path: root/sys/arm/altera/socfpga/files.socfpga
Commit message (Collapse)AuthorAgeFilesLines
* Enable the build of micphy as part of generic miibus build, but only forloos2016-08-081-1/+0
| | | | | | | | FDT enabled systems. Sponsored by: Rubicon Communications (Netgate) (cherry picked from commit 27f9b92c82ee2d5f1c14c151a398cbb0f17f5390)
* Create device options for the two common ARM timers.andrew2015-11-211-2/+0
| | | | Sponsored by: ABT Systems Ltd
* Move more bus_space_* files to be built by files.arm. This leaves theandrew2015-11-211-3/+0
| | | | | | | definition in a file.* file under sys/arm/arm in the few cases we need it for non-fdt platforms. Sponsored by: ABT Systems Ltd
* Remove bus_space_asm_generic.S from the per-SoC files.* files, it's alreadyandrew2015-11-201-1/+0
| | | | | | in files.arm. Sponsored by: ABT Systems Ltd
* Add alternate descriptors support for if_dwc.loos2015-09-201-1/+0
| | | | | | | | | | | | | | | | | | This also adds a newbus interface that allows a SoC to override the following settings: - if_dwc specific SoC initialization; - if_dwc descriptor type; - if_dwc MII clock. This seems to be an old version of the hardware descriptors but it is still in use in a few SoCs (namely Allwinner A20 and Amlogic at least). Tested on Cubieboard2 and Banana pi. Tested for regressions on Altera Cyclone by br@ (old version). Obtained from: NetBSD
* Use the new gic option on all configs that need it.andrew2015-05-101-1/+0
|
* Build the cpufunc_asm_* files based on the cpu type, not which config fileandrew2015-03-291-1/+0
| | | | we happen to be building.
* Remove cpufunc_asm_arm11.S from the ARMv7 configs, it's not used.andrew2015-03-291-1/+0
|
* Stop building unused cpuvunc_* files, we don't need anything from these.andrew2015-03-291-2/+0
|
* Rename bus_space-v6.c to bus_space_base.c, because it's not v6-specifician2015-01-211-1/+1
| | | | | and now some v5 Marvell systems are using it. Only define fdt_bus_tag if option FDT is defined.
* Add driver for general-purpose I/O (GPIO).br2015-01-021-0/+1
| | | | Sponsored by: DARPA, AFRL
* o Add BERI Virtio Networking Frontend (if_vtbe)br2014-12-091-1/+2
| | | | | | | | o Move similar block/networking methods to common file o Follow r275640 and correct MMIO registers width o Pass value to MMIO platform_note method. Sponsored by: DARPA, AFRL
* Add new devices to the config.br2014-11-251-0/+2
|
* Provide a character device allowing us to access BERI memory regions.br2014-10-221-0/+3
| | | | Sponsored by: DARPA, AFRL
* Add driver for Micrel KSZ9021 Gigabit Ethernet Transceiver (PHY).br2014-10-211-0/+1
| | | | Sponsored by: DARPA, AFRL
* Add driver for BERI soft processor 'ring buffer' device.br2014-10-191-0/+1
| | | | | | | Ring device provides a way for communicate to BERI peripherals such as BERI debug unit and console. Sponsored by: DARPA, AFRL
* o Add machine-dependent SMP partbr2014-10-101-0/+1
| | | | | | o Enable SMP Sponsored by: DARPA, AFRL
* Add driver for Synopsys DesignWare Mobile Storage Host Controller.br2014-10-071-0/+1
| | | | Sponsored by: DARPA, AFRL
* Add driver for Synopsys DesignWare 3504-0 Universal 10/100/1000br2014-09-251-0/+2
| | | | | | Ethernet MAC. Sponsored by: DARPA, AFRL
* Add Reset Manager driver. This driver provides generic way to resetbr2014-09-111-0/+1
| | | | | | and provides sysctl tunables for enable/disable FPGA<->HPS bridges. Sponsored by: DARPA, AFRL
* Add FPGA Manager driver. This driver allows to program FPGA corebr2014-09-061-0/+1
| | | | | | from FreeBSD userspace running on ARM core. Sponsored by: DARPA, AFRL
* Add initial support for Altera SOCFPGA (heterogeneous ARM/FPGA) SoC family.br2014-09-041-0/+17
Include board configuration for Terasic SoCKit (Altera Cyclone V). Sponsored by: DARPA, AFRL
OpenPOWER on IntegriCloud