1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
|
-- top testbench
--
-- contains:
--
-- +--------------+
-- | board_sp601 |
-- | |XFMCX
-- | |XLPCX
-- | FPGA |
-- +--------------+
--
-- +-------------------------------------------------------------------------+
-- | top_tb (= eval board sp605) |
-- | |
-- | +----------------+ |
-- | | top (= FPGA) | |
-- | | | |
-- | | | |
-- | +----------------+ |
-- | *FMC LPC* |
-- | |
-- +-------------------------------------------------------------------------+
--------------------------------------------------------------------------------
-- $Date$
-- $Author$
-- $Revision$
--------------------------------------------------------------------------------
entity top_tb is
end entity top_tb;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library std;
use std.textio.all;
architecture testbench of top_tb is
constant me_c : string := testbench'path_name;
constant gnd : std_logic := '0';
signal simulation_run : boolean := true;
signal tb_simulation_break : std_logic;
signal tb_cpu_reset : std_logic; -- SW6 pushbutton (active-high)
--
-- DDR2 memory
signal tb_ddr2_a : std_logic_vector(12 downto 0);
signal tb_ddr2_ba : std_logic_vector(2 downto 0);
signal tb_ddr2_cas_b : std_logic;
signal tb_ddr2_ras_b : std_logic;
signal tb_ddr2_we_b : std_logic;
signal tb_ddr2_cke : std_logic;
signal tb_ddr2_clk_n : std_logic;
signal tb_ddr2_clk_p : std_logic;
signal tb_ddr2_dq : std_logic_vector(15 downto 0);
signal tb_ddr2_ldm : std_logic;
signal tb_ddr2_udm : std_logic;
signal tb_ddr2_ldqs_n : std_logic;
signal tb_ddr2_ldqs_p : std_logic;
signal tb_ddr2_udqs_n : std_logic;
signal tb_ddr2_udqs_p : std_logic;
signal tb_ddr2_odt : std_logic;
--
-- flash memory
signal tb_flash_a : std_logic_vector(24 downto 0);
signal tb_flash_d : std_logic_vector( 7 downto 0);
--
signal tb_fpga_d0_din_miso_miso1 : std_logic; -- dual use
signal tb_fpga_d1_miso2 : std_logic; -- dual use
signal tb_fpga_d2_miso3 : std_logic; -- dual use
signal tb_flash_we_b : std_logic;
signal tb_flash_oe_b : std_logic;
signal tb_flash_ce_b : std_logic;
--
-- FCM connector
-- M2C Mezzanine to Carrier
-- C2M Carrier to Mezzanine
signal tb_iic_scl_main : std_logic;
signal tb_iic_sda_main : std_logic;
signal tb_fmc_prsnt_m2c_l : std_logic;
signal tb_FMC_PWR_GOOD_FLASH_RST_B : std_logic; -- multiple destinations: 1 of Q2 (LED DS1 driver), U1 AB2 FPGA_PROG (through series R260 DNP), 44 of U25
--
-- ???
signal tb_FPGA_AWAKE : std_logic;
signal tb_FPGA_CCLK : std_logic;
signal tb_FPGA_CMP_CLK : std_logic;
signal tb_FPGA_CMP_CS_B : std_logic;
signal tb_FPGA_CMP_MOSI : std_logic;
--
signal tb_FPGA_HSWAPEN : std_logic;
signal tb_FPGA_INIT_B : std_logic;
signal tb_FPGA_M0_CMP_MISO : std_logic;
signal tb_FPGA_M1 : std_logic;
signal tb_FPGA_MOSI_CSI_B_MISO0 : std_logic;
signal tb_FPGA_ONCHIP_TERM1 : std_logic;
signal tb_FPGA_ONCHIP_TERM2 : std_logic;
signal tb_FPGA_VTEMP : std_logic;
--
-- GPIOs
signal tb_gpio_button : std_logic_vector(3 downto 0); -- active high
signal tb_gpio_header_ls : std_logic_vector(7 downto 0);
signal tb_gpio_led : std_logic_vector(3 downto 0);
signal tb_gpio_switch : std_logic_vector(3 downto 0); -- active high
--
-- Ethernet Gigabit PHY
signal tb_PHY_COL : std_logic;
signal tb_PHY_CRS : std_logic;
signal tb_PHY_INT : std_logic;
signal tb_PHY_MDC : std_logic;
signal tb_PHY_MDIO : std_logic;
signal tb_PHY_RESET : std_logic;
signal tb_PHY_RXCLK : std_logic;
signal tb_PHY_RXCTL_RXDV : std_logic;
signal tb_PHY_RXD : std_logic_vector(7 downto 0);
signal tb_PHY_RXER : std_logic;
signal tb_PHY_TXCLK : std_logic;
signal tb_PHY_TXCTL_TXEN : std_logic;
signal tb_PHY_TXC_GTXCLK : std_logic;
signal tb_PHY_TXD : std_logic_vector(7 downto 0);
signal tb_PHY_TXER : std_logic;
--
--
signal tb_SPI_CS_B : std_logic;
--
-- 200 MHz oscillator
constant tb_sysclk_period : time := (1 sec / 200_000_000);
signal tb_sysclk_n : std_logic := '0';
signal tb_sysclk_p : std_logic := '1';
--
-- RS232 via USB
signal tb_usb_1_cts : std_logic;
signal tb_usb_1_rts : std_logic;
signal tb_usb_1_rx : std_logic;
signal tb_usb_1_tx : std_logic;
--
-- 27 MHz, oscillator socket
constant tb_user_clock_period : time := (1 sec / 27_000_000);
signal tb_user_clock : std_logic := '0';
signal tb_user_sma_clock_p : std_logic;
signal tb_user_sma_clock_n : std_logic;
--
--
--
signal tb_fmc_lpc_row_c : std_logic_vector(40 downto 1);
signal tb_fmc_lpc_row_d : std_logic_vector(40 downto 1);
signal tb_fmc_lpc_row_g : std_logic_vector(40 downto 1);
signal tb_fmc_lpc_row_h : std_logic_vector(40 downto 1);
begin
-- clock generators
tb_user_clock <= not tb_user_clock after tb_user_clock_period / 2 when simulation_run;
tb_sysclk_n <= not tb_sysclk_n after tb_sysclk_period / 2 when simulation_run;
tb_sysclk_p <= not tb_sysclk_p after tb_sysclk_period / 2 when simulation_run;
-- stimuli for buttons and switches
tb_gpio_button <= "0000", "0001" after 500 us, "0000" after 700 us;
tb_gpio_switch <= "0000", "1111" after 600 us;
top_i0: entity work.top
generic map (
time_factor => 1 --: positive
)
port map (
cpu_reset => tb_cpu_reset, --: in std_logic; -- SW6 pushbutton (active-high)
--
-- DDR2 memory
ddr2_a => tb_ddr2_a, --: out std_logic_vector(12 downto 0);
ddr2_ba => tb_ddr2_ba, --: out std_logic_vector(2 downto 0);
ddr2_cas_b => tb_ddr2_cas_b, --: out std_logic;
ddr2_ras_b => tb_ddr2_ras_b, --: out std_logic;
ddr2_we_b => tb_ddr2_we_b, --: out std_logic;
ddr2_cke => tb_ddr2_cke, --: out std_logic;
ddr2_clk_n => tb_ddr2_clk_n, --: out std_logic;
ddr2_clk_p => tb_ddr2_clk_p, --: out std_logic;
ddr2_dq => tb_ddr2_dq, --: inout std_logic_vector(15 downto 0);
ddr2_ldm => tb_ddr2_ldm, --: out std_logic;
ddr2_udm => tb_ddr2_udm, --: out std_logic;
ddr2_ldqs_n => tb_ddr2_ldqs_n, --: inout std_logic;
ddr2_ldqs_p => tb_ddr2_ldqs_p, --: inout std_logic;
ddr2_udqs_n => tb_ddr2_udqs_n, --: inout std_logic;
ddr2_udqs_p => tb_ddr2_udqs_p, --: inout std_logic;
ddr2_odt => tb_ddr2_odt, --: out std_logic;
--
-- flash memory
flash_a => tb_flash_a, --: out std_logic_vector(24 downto 0);
flash_d => tb_flash_d(7 downto 3), --: inout std_logic_vector( 7 downto 3);
--
fpga_d0_din_miso_miso1 => tb_fpga_d0_din_miso_miso1, --: inout std_logic; -- dual use
fpga_d1_miso2 => tb_fpga_d1_miso2, --: inout std_logic; -- dual use
fpga_d2_miso3 => tb_fpga_d2_miso3, --: inout std_logic; -- dual use
flash_we_b => tb_flash_we_b, --: out std_logic;
flash_oe_b => tb_flash_oe_b, --: out std_logic;
flash_ce_b => tb_flash_ce_b, --: out std_logic;
--
-- FCM connector
-- M2C Mezzanine to Carrier
-- C2M Carrier to Mezzanine
fmc_clk0_m2c_n => tb_fmc_lpc_row_h(5), --: std_logic;
fmc_clk0_m2c_p => tb_fmc_lpc_row_h(4), --: std_logic;
fmc_clk1_m2c_n => tb_fmc_lpc_row_g(3), --: std_logic;
fmc_clk1_m2c_p => tb_fmc_lpc_row_g(2), --: std_logic;
iic_scl_main => tb_fmc_lpc_row_c(30), --: inout std_logic;
iic_sda_main => tb_fmc_lpc_row_c(31), --: inout std_logic;
fmc_la00_cc_n => tb_fmc_lpc_row_g(7), --: std_logic;
fmc_la00_cc_p => tb_fmc_lpc_row_g(6), --: std_logic;
fmc_la01_cc_n => tb_fmc_lpc_row_d(9), --: std_logic := 'Z';
fmc_la01_cc_p => tb_fmc_lpc_row_d(8), --: std_logic := 'Z';
fmc_la02_n => tb_fmc_lpc_row_h(8), --: std_logic;
fmc_la02_p => tb_fmc_lpc_row_h(7), --: std_logic;
fmc_la03_n => tb_fmc_lpc_row_g(10), --: std_logic;
fmc_la03_p => tb_fmc_lpc_row_g(9), --: std_logic;
fmc_la04_n => tb_fmc_lpc_row_h(11), --: std_logic;
fmc_la04_p => tb_fmc_lpc_row_h(10), --: std_logic;
fmc_la05_n => tb_fmc_lpc_row_d(12), --: std_logic := 'Z';
fmc_la05_p => tb_fmc_lpc_row_d(11), --: std_logic := 'Z';
fmc_la06_n => tb_fmc_lpc_row_c(11), --: std_logic := 'Z';
fmc_la06_p => tb_fmc_lpc_row_c(10), --: std_logic := 'Z';
fmc_la07_n => tb_fmc_lpc_row_h(14), --: std_logic;
fmc_la07_p => tb_fmc_lpc_row_h(13), --: std_logic;
fmc_la08_n => tb_fmc_lpc_row_g(13), --: std_logic;
fmc_la08_p => tb_fmc_lpc_row_g(12), --: std_logic;
fmc_la09_n => tb_fmc_lpc_row_d(15), --: std_logic := 'Z';
fmc_la09_p => tb_fmc_lpc_row_d(14), --: std_logic := 'Z';
fmc_la10_n => tb_fmc_lpc_row_c(15), --: std_logic := 'Z';
fmc_la10_p => tb_fmc_lpc_row_c(14), --: std_logic := 'Z';
fmc_la11_n => tb_fmc_lpc_row_h(17), --: std_logic;
fmc_la11_p => tb_fmc_lpc_row_h(16), --: std_logic;
fmc_la12_n => tb_fmc_lpc_row_g(16), --: std_logic := 'Z';
fmc_la12_p => tb_fmc_lpc_row_g(15), --: std_logic;
fmc_la13_n => tb_fmc_lpc_row_d(18), --: std_logic := 'Z';
fmc_la13_p => tb_fmc_lpc_row_d(17), --: std_logic := 'Z';
fmc_la14_n => tb_fmc_lpc_row_c(19), --: std_logic := 'Z';
fmc_la14_p => tb_fmc_lpc_row_c(18), --: std_logic := 'Z';
fmc_la15_n => tb_fmc_lpc_row_h(20), --: std_logic;
fmc_la15_p => tb_fmc_lpc_row_h(19), --: std_logic;
fmc_la16_n => tb_fmc_lpc_row_g(19), --: std_logic := 'Z';
fmc_la16_p => tb_fmc_lpc_row_g(18), --: std_logic := 'Z';
fmc_la17_cc_n => tb_fmc_lpc_row_d(21), --: std_logic := 'Z';
fmc_la17_cc_p => tb_fmc_lpc_row_d(20), --: std_logic := 'Z';
fmc_la18_cc_n => tb_fmc_lpc_row_c(23), --: std_logic := 'Z';
fmc_la18_cc_p => tb_fmc_lpc_row_c(22), --: std_logic := 'Z';
fmc_la19_n => tb_fmc_lpc_row_h(23), --: std_logic;
fmc_la19_p => tb_fmc_lpc_row_h(22), --: std_logic;
fmc_la20_n => tb_fmc_lpc_row_g(22), --: std_logic := 'Z';
fmc_la20_p => tb_fmc_lpc_row_g(21), --: std_logic := 'Z';
fmc_la21_n => tb_fmc_lpc_row_h(26), --: std_logic;
fmc_la21_p => tb_fmc_lpc_row_h(25), --: std_logic;
fmc_la22_n => tb_fmc_lpc_row_g(25), --: std_logic := 'Z';
fmc_la22_p => tb_fmc_lpc_row_g(24), --: std_logic := 'Z';
fmc_la23_n => tb_fmc_lpc_row_d(24), --: std_logic := 'Z';
fmc_la23_p => tb_fmc_lpc_row_d(23), --: std_logic := 'Z';
fmc_la24_n => tb_fmc_lpc_row_h(29), --: std_logic;
fmc_la24_p => tb_fmc_lpc_row_h(28), --: std_logic;
fmc_la25_n => tb_fmc_lpc_row_g(28), --: std_logic := 'Z';
fmc_la25_p => tb_fmc_lpc_row_g(27), --: std_logic := 'Z';
fmc_la26_n => tb_fmc_lpc_row_d(27), --: std_logic := 'Z';
fmc_la26_p => tb_fmc_lpc_row_d(26), --: std_logic := 'Z';
fmc_la27_n => tb_fmc_lpc_row_c(27), --: std_logic := 'Z';
fmc_la27_p => tb_fmc_lpc_row_c(26), --: std_logic := 'Z';
fmc_la28_n => tb_fmc_lpc_row_h(32), --: std_logic;
fmc_la28_p => tb_fmc_lpc_row_h(31), --: std_logic;
fmc_la29_n => tb_fmc_lpc_row_g(31), --: std_logic := 'Z';
fmc_la29_p => tb_fmc_lpc_row_g(30), --: std_logic := 'Z';
fmc_la30_n => tb_fmc_lpc_row_h(35), --: std_logic;
fmc_la30_p => tb_fmc_lpc_row_h(34), --: std_logic := 'Z';
fmc_la31_n => tb_fmc_lpc_row_g(34), --: std_logic := 'Z';
fmc_la31_p => tb_fmc_lpc_row_g(33), --: std_logic := 'Z';
fmc_la32_n => tb_fmc_lpc_row_h(38), --: std_logic;
fmc_la32_p => tb_fmc_lpc_row_h(37), --: std_logic;
fmc_la33_n => tb_fmc_lpc_row_g(37), --: std_logic := 'Z';
fmc_la33_p => tb_fmc_lpc_row_g(36), --: std_logic := 'Z';
fmc_prsnt_m2c_l => tb_fmc_prsnt_m2c_l, --: std_logic;
FMC_PWR_GOOD_FLASH_RST_B => tb_FMC_PWR_GOOD_FLASH_RST_B, --: out std_logic; -- multiple destinations: 1 of Q2 (LED DS1 driver), U1 AB2 FPGA_PROG (through series R260 DNP), 44 of U25
--
-- ???
FPGA_AWAKE => tb_FPGA_AWAKE, --: out std_logic;
FPGA_CCLK => tb_FPGA_CCLK, --: in std_logic;
FPGA_CMP_CLK => tb_FPGA_CMP_CLK, --: in std_logic;
FPGA_CMP_CS_B => tb_FPGA_CMP_CS_B, --: in std_logic;
FPGA_CMP_MOSI => tb_FPGA_CMP_MOSI, --: in std_logic;
--
FPGA_HSWAPEN => tb_FPGA_HSWAPEN, --: in std_logic;
FPGA_INIT_B => tb_FPGA_INIT_B, --: out std_logic;
FPGA_M0_CMP_MISO => tb_FPGA_M0_CMP_MISO, --: in std_logic;
FPGA_M1 => tb_FPGA_M1, --: in std_logic;
FPGA_MOSI_CSI_B_MISO0 => tb_FPGA_MOSI_CSI_B_MISO0, --: in std_logic;
FPGA_ONCHIP_TERM1 => tb_FPGA_ONCHIP_TERM1, --: inout std_logic;
FPGA_ONCHIP_TERM2 => tb_FPGA_ONCHIP_TERM2, --: inout std_logic;
FPGA_VTEMP => tb_FPGA_VTEMP, --: in std_logic;
--
-- GPIOs
gpio_button => tb_gpio_button, --: in std_logic_vector(3 downto 0); -- active high
gpio_header_ls => tb_gpio_header_ls, --: inout std_logic_vector(7 downto 0);
gpio_led => tb_gpio_led, --: out std_logic_vector(3 downto 0);
gpio_switch => tb_gpio_switch, --: in std_logic_vector(3 downto 0); -- active high
--
-- Ethernet Gigabit PHY
PHY_COL => tb_PHY_COL, --: in std_logic;
PHY_CRS => tb_PHY_CRS, --: in std_logic;
PHY_INT => tb_PHY_INT, --: out std_logic;
PHY_MDC => tb_PHY_MDC, --: out std_logic;
PHY_MDIO => tb_PHY_MDIO, --: inout std_logic;
PHY_RESET => tb_PHY_RESET, --: out std_logic;
PHY_RXCLK => tb_PHY_RXCLK, --: in std_logic;
PHY_RXCTL_RXDV => tb_PHY_RXCTL_RXDV, --: in std_logic;
PHY_RXD => tb_PHY_RXD, --: in std_logic_vector(7 downto 0);
PHY_RXER => tb_PHY_RXER, --: in std_logic;
PHY_TXCLK => tb_PHY_TXCLK, --: in std_logic;
PHY_TXCTL_TXEN => tb_PHY_TXCTL_TXEN, --: out std_logic;
PHY_TXC_GTXCLK => tb_PHY_TXC_GTXCLK, --: out std_logic;
PHY_TXD => tb_PHY_TXD, --: out std_logic_vector(7 downto 0);
PHY_TXER => tb_PHY_TXER, --: out std_logic;
--
--
SPI_CS_B => tb_SPI_CS_B, --: in std_logic;
--
-- 200 MHz oscillator
SYSCLK_N => tb_sysclk_n, --: in std_logic;
SYSCLK_P => tb_sysclk_p, --: in std_logic;
--
-- RS232 via USB
usb_1_cts => tb_usb_1_cts, --: out std_logic;
usb_1_rts => tb_usb_1_rts, --: in std_logic;
usb_1_rx => tb_usb_1_rx, --: out std_logic;
usb_1_tx => tb_usb_1_tx, --: in std_logic;
--
-- 27 MHz, oscillator socket
user_clock => tb_user_clock, --: in std_logic;
user_sma_clock_p => tb_user_sma_clock_p, --: inout std_logic;
user_sma_clock_n => tb_user_sma_clock_n --: inout std_logic;
);
-- ethernet phy signals
tb_phy_mdio <= 'H'; -- pullup
tb_phy_txclk <= 'H'; -- : out std_logic;
tb_phy_rxclk <= 'H'; -- : out std_logic;
tb_phy_rxd <= (others => 'H'); -- : out std_logic_vector(7 downto 0);
tb_phy_rxctl_rxdv <= 'H'; -- : out std_logic;
tb_phy_rxer <= 'H'; -- : out std_logic;
tb_phy_col <= 'H'; -- : out std_logic;
tb_phy_crs <= 'H'; -- : out std_logic;
-- predefined connections on fmc connector
-- X - power, 0 - gnd, U - unknown signal
-- row c
tb_fmc_lpc_row_c(1) <= gnd;
tb_fmc_lpc_row_c(2) <= 'U';
tb_fmc_lpc_row_c(3) <= 'U';
tb_fmc_lpc_row_c(4) <= gnd;
tb_fmc_lpc_row_c(5) <= gnd;
tb_fmc_lpc_row_c(6) <= 'U';
tb_fmc_lpc_row_c(7) <= 'U';
tb_fmc_lpc_row_c(8) <= gnd;
tb_fmc_lpc_row_c(9) <= gnd;
tb_fmc_lpc_row_c(12) <= gnd;
tb_fmc_lpc_row_c(13) <= gnd;
tb_fmc_lpc_row_c(16) <= gnd;
tb_fmc_lpc_row_c(17) <= gnd;
tb_fmc_lpc_row_c(20) <= gnd;
tb_fmc_lpc_row_c(21) <= gnd;
tb_fmc_lpc_row_c(24) <= gnd;
tb_fmc_lpc_row_c(25) <= gnd;
tb_fmc_lpc_row_c(28) <= gnd;
tb_fmc_lpc_row_c(29) <= gnd;
tb_fmc_lpc_row_c(30) <= tb_iic_scl_main;
tb_fmc_lpc_row_c(31) <= tb_iic_sda_main;
tb_fmc_lpc_row_c(32) <= gnd;
tb_fmc_lpc_row_c(33) <= gnd;
tb_fmc_lpc_row_c(34) <= 'U';
tb_fmc_lpc_row_c(35) <= 'X';
tb_fmc_lpc_row_c(36) <= gnd;
tb_fmc_lpc_row_c(37) <= 'X';
tb_fmc_lpc_row_c(38) <= gnd;
tb_fmc_lpc_row_c(39) <= 'X';
tb_fmc_lpc_row_c(40) <= gnd;
-- row d
tb_fmc_lpc_row_d(2) <= gnd;
tb_fmc_lpc_row_d(3) <= gnd;
tb_fmc_lpc_row_d(4) <= 'U';
tb_fmc_lpc_row_d(5) <= 'U';
tb_fmc_lpc_row_d(6) <= gnd;
tb_fmc_lpc_row_d(7) <= gnd;
tb_fmc_lpc_row_d(10) <= gnd;
tb_fmc_lpc_row_d(13) <= gnd;
tb_fmc_lpc_row_d(16) <= gnd;
tb_fmc_lpc_row_d(19) <= gnd;
tb_fmc_lpc_row_d(22) <= gnd;
tb_fmc_lpc_row_d(25) <= gnd;
tb_fmc_lpc_row_d(28) <= gnd;
tb_fmc_lpc_row_d(29) <= 'U';
tb_fmc_lpc_row_d(30) <= 'U';
tb_fmc_lpc_row_d(31) <= 'U';
tb_fmc_lpc_row_d(32) <= 'X';
tb_fmc_lpc_row_d(33) <= 'U';
tb_fmc_lpc_row_d(34) <= 'U';
tb_fmc_lpc_row_d(35) <= 'U';
tb_fmc_lpc_row_d(36) <= 'X';
tb_fmc_lpc_row_d(37) <= gnd;
tb_fmc_lpc_row_d(38) <= 'X';
tb_fmc_lpc_row_d(39) <= gnd;
tb_fmc_lpc_row_d(40) <= 'X';
-- row g
tb_fmc_lpc_row_g(1) <= gnd;
tb_fmc_lpc_row_g(4) <= gnd;
tb_fmc_lpc_row_g(5) <= gnd;
tb_fmc_lpc_row_g(8) <= gnd;
tb_fmc_lpc_row_g(11) <= gnd;
tb_fmc_lpc_row_g(14) <= gnd;
tb_fmc_lpc_row_g(17) <= gnd;
tb_fmc_lpc_row_g(20) <= gnd;
tb_fmc_lpc_row_g(23) <= gnd;
tb_fmc_lpc_row_g(26) <= gnd;
tb_fmc_lpc_row_g(29) <= gnd;
tb_fmc_lpc_row_g(32) <= gnd;
tb_fmc_lpc_row_g(35) <= gnd;
tb_fmc_lpc_row_g(38) <= gnd;
tb_fmc_lpc_row_g(39) <= 'X';
tb_fmc_lpc_row_g(40) <= gnd;
-- row h
tb_fmc_lpc_row_h(1) <= 'X';
tb_fmc_lpc_row_h(3) <= gnd;
tb_fmc_lpc_row_h(6) <= gnd;
tb_fmc_lpc_row_h(9) <= gnd;
tb_fmc_lpc_row_h(12) <= gnd;
tb_fmc_lpc_row_h(15) <= gnd;
tb_fmc_lpc_row_h(18) <= gnd;
tb_fmc_lpc_row_h(21) <= gnd;
tb_fmc_lpc_row_h(24) <= gnd;
tb_fmc_lpc_row_h(27) <= gnd;
tb_fmc_lpc_row_h(30) <= gnd;
tb_fmc_lpc_row_h(33) <= gnd;
tb_fmc_lpc_row_h(36) <= gnd;
tb_fmc_lpc_row_h(39) <= gnd;
tb_fmc_lpc_row_h(40) <= 'X';
main: process
begin
wait for 2 ms;
simulation_run <= false;
report "Simlation ended." severity note;
wait;
end process;
end architecture testbench;
|
