1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
|
-- top level des beam position monitor
-- für SP601
--
-- enthält alle buffer/treiber für die FPGA-Pins
--
--
--------------------------------------------------------------------------------
-- $Date$
-- $Author$
-- $Revision$
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library unisim;
use unisim.vcomponents.bufg;
use unisim.vcomponents.iddr2;
use unisim.vcomponents.ibufgds_diff_out;
use unisim.vcomponents.ibufgds;
use unisim.vcomponents.ibufds;
use unisim.vcomponents.dcm_sp;
use unisim.vcomponents.bufgmux;
entity top is
generic (
time_factor : positive := 2500
);
port (
cpu_reset : in std_logic; -- SW9 pushbutton (active-high)
--
-- DDR2 memory 128 MB
ddr2_a : out std_logic_vector(12 downto 0);
ddr2_ba : out std_logic_vector(2 downto 0);
ddr2_cas_b : out std_logic;
ddr2_ras_b : out std_logic;
ddr2_we_b : out std_logic;
ddr2_cke : out std_logic;
ddr2_clk_n : out std_logic;
ddr2_clk_p : out std_logic;
ddr2_dq : inout std_logic_vector(15 downto 0);
ddr2_ldm : out std_logic;
ddr2_udm : out std_logic;
ddr2_ldqs_n : inout std_logic;
ddr2_ldqs_p : inout std_logic;
ddr2_udqs_n : inout std_logic;
ddr2_udqs_p : inout std_logic;
ddr2_odt : out std_logic;
--
-- flash memory
flash_a : out std_logic_vector(24 downto 0);
flash_d : inout std_logic_vector(7 downto 3);
--
fpga_d0_din_miso_miso1 : inout std_logic; -- dual use
fpga_d1_miso2 : inout std_logic; -- dual use
fpga_d2_miso3 : inout std_logic; -- dual use
flash_we_b : out std_logic;
flash_oe_b : out std_logic;
flash_ce_b : out std_logic;
--
-- FCM connector
-- M2C Mezzanine to Carrier
-- C2M Carrier to Mezzanine
fmc_clk0_m2c_n : in std_logic;
fmc_clk0_m2c_p : in std_logic;
fmc_clk1_m2c_n : in std_logic;
fmc_clk1_m2c_p : in std_logic;
-- IIC addresses:
-- M24C08: 1010100..1010111
-- 2kb EEPROM on FMC card: 1010010
iic_scl_main : inout std_logic;
iic_sda_main : inout std_logic;
fmc_la00_cc_n : inout std_logic;
fmc_la00_cc_p : inout std_logic;
fmc_la01_cc_n : inout std_logic;
fmc_la01_cc_p : inout std_logic;
fmc_la02_n : inout std_logic;
fmc_la02_p : inout std_logic;
fmc_la03_n : inout std_logic;
fmc_la03_p : inout std_logic;
fmc_la04_n : inout std_logic;
fmc_la04_p : inout std_logic;
fmc_la05_n : inout std_logic;
fmc_la05_p : inout std_logic;
fmc_la06_n : inout std_logic;
fmc_la06_p : inout std_logic;
fmc_la07_n : inout std_logic;
fmc_la07_p : inout std_logic;
fmc_la08_n : inout std_logic;
fmc_la08_p : inout std_logic;
fmc_la09_n : inout std_logic;
fmc_la09_p : inout std_logic;
fmc_la10_n : inout std_logic;
fmc_la10_p : inout std_logic;
fmc_la11_n : inout std_logic;
fmc_la11_p : inout std_logic;
fmc_la12_n : inout std_logic;
fmc_la12_p : inout std_logic;
fmc_la13_n : inout std_logic;
fmc_la13_p : inout std_logic;
fmc_la14_n : inout std_logic;
fmc_la14_p : inout std_logic;
fmc_la15_n : inout std_logic;
fmc_la15_p : inout std_logic;
fmc_la16_n : inout std_logic;
fmc_la16_p : inout std_logic;
fmc_la17_cc_n : inout std_logic;
fmc_la17_cc_p : inout std_logic;
fmc_la18_cc_n : inout std_logic;
fmc_la18_cc_p : inout std_logic;
fmc_la19_n : inout std_logic;
fmc_la19_p : inout std_logic;
fmc_la20_n : inout std_logic;
fmc_la20_p : inout std_logic;
fmc_la21_n : inout std_logic;
fmc_la21_p : inout std_logic;
fmc_la22_n : inout std_logic;
fmc_la22_p : inout std_logic;
fmc_la23_n : inout std_logic;
fmc_la23_p : inout std_logic;
fmc_la24_n : inout std_logic;
fmc_la24_p : inout std_logic;
fmc_la25_n : inout std_logic;
fmc_la25_p : inout std_logic;
fmc_la26_n : inout std_logic;
fmc_la26_p : inout std_logic;
fmc_la27_n : inout std_logic;
fmc_la27_p : inout std_logic;
fmc_la28_n : inout std_logic;
fmc_la28_p : inout std_logic;
fmc_la29_n : inout std_logic;
fmc_la29_p : inout std_logic;
fmc_la30_n : inout std_logic;
fmc_la30_p : inout std_logic;
fmc_la31_n : inout std_logic;
fmc_la31_p : inout std_logic;
fmc_la32_n : inout std_logic;
fmc_la32_p : inout std_logic;
fmc_la33_n : inout std_logic;
fmc_la33_p : inout std_logic;
fmc_prsnt_m2c_l : in std_logic;
fmc_pwr_good_flash_rst_b : out std_logic; -- multiple destinations: 1 of Q2 (LED DS1 driver), U1 AB2 FPGA_PROG (through series R260 DNP), 44 of U25
--
-- ???
fpga_awake : out std_logic;
fpga_cclk : out std_logic;
fpga_cmp_clk : in std_logic;
fpga_cmp_cs_b : in std_logic;
fpga_cmp_mosi : in std_logic;
--
fpga_hswapen : in std_logic;
fpga_init_b : out std_logic; -- low active
fpga_m0_cmp_miso : in std_logic; -- mode DIP switch SW1 active high
fpga_m1 : in std_logic; -- mode DIP switch SW1 active high
fpga_mosi_csi_b_miso0 : inout std_logic;
fpga_onchip_term1 : inout std_logic;
fpga_onchip_term2 : inout std_logic;
--fpga_suspend : in std_logic;
fpga_vtemp : in std_logic;
--
-- GPIOs
gpio_button : in std_logic_vector(3 downto 0); -- active high
gpio_header_ls : inout std_logic_vector(7 downto 0); --
gpio_led : out std_logic_vector(3 downto 0);
gpio_switch : in std_logic_vector(3 downto 0); -- active high
--
-- Ethernet Gigabit PHY,
-- default settings:
-- phy address = 0b00111
-- ANEG[3..0] = "1111"
-- ENA_XC = 1
-- DIS_125 = 1
-- HWCFG_MD[3..0] = "1111"
-- DIS_FC = 1
-- DIS_SLEEP = 1
-- SEL_BDT = 0
-- INT_POL = 1
-- 75/50Ohm = 0
phy_col : in std_logic;
phy_crs : in std_logic;
phy_int : out std_logic;
phy_mdc : out std_logic;
phy_mdio : inout std_logic;
phy_reset : out std_logic;
phy_rxclk : in std_logic;
phy_rxctl_rxdv : in std_logic;
phy_rxd : in std_logic_vector(7 downto 0);
phy_rxer : in std_logic;
phy_txclk : in std_logic;
phy_txctl_txen : out std_logic;
phy_txc_gtxclk : out std_logic;
phy_txd : out std_logic_vector(7 downto 0);
phy_txer : out std_logic;
--
--
spi_cs_b : out std_logic;
--
-- 200 MHz oscillator, jitter 50 ppm
sysclk_n : in std_logic;
sysclk_p : in std_logic;
--
-- RS232 via USB
usb_1_cts : out std_logic; -- function: RTS output
usb_1_rts : in std_logic; -- function: CTS input
usb_1_rx : out std_logic; -- function: TX data out
usb_1_tx : in std_logic; -- function: RX data in
--
-- 27 MHz, oscillator socket
user_clock : in std_logic;
--
-- user clock provided per SMA
user_sma_clock_p : inout std_logic;
user_sma_clock_n : inout std_logic
);
end entity top;
library gaisler;
use gaisler.misc.all; -- types
use gaisler.uart.all; -- types
architecture rtl of top is
constant system_frequency_c : natural := 200_000_000;
function simulation_active return std_ulogic is
variable result : std_ulogic;
begin
result := '0';
-- pragma translate_off
result := '1';
-- pragma translate_on
return result;
end function simulation_active;
--
-- signal definitions to resolve inout signals
--
signal sys_clk : std_ulogic;
signal clk_box : std_ulogic;
--
signal reset_shreg : std_ulogic_vector(3 downto 0) := (others => '1');
signal reset : std_ulogic := '1';
signal reset_n : std_ulogic := '0';
--
signal uarti : uart_in_type;
signal gpioi : gpio_in_type;
--
signal box_i0_uarto : uart_out_type;
signal box_i0_gpioo : gpio_out_type;
begin
------------------------------------------------------------
-- clock stuff
--
clk_driver_b : block
signal clk_fb0 : std_ulogic;
signal dcm_sp_i0_clk0 : std_ulogic;
signal dcm_sp_i0_clkfx : std_ulogic;
signal dcm_sp_i0_clkdv : std_ulogic;
signal dcm_sp_i0_clkdv_n : std_ulogic;
signal clk_fb1 : std_ulogic;
signal dcm_sp_i1_clk0 : std_ulogic;
signal dcm_sp_i1_clk180 : std_ulogic;
signal dcm_sp_i1_locked : std_ulogic;
signal dcm_sp_i1_status : std_logic_vector(7 downto 0);
begin
-- global differential input buffer
ibufgds_i0 : ibufgds
generic map (
diff_term => true
)
port map (
i => sysclk_p,
ib => sysclk_n,
o => sys_clk
);
-- DCM
dcm_sp_i0: dcm_sp
generic map (
clkin_divide_by_2 => false,
clkdv_divide => 4.0,
clkfx_multiply => 13,
clkfx_divide => 25,
clk_feedback => "1x"
)
port map (
clkin => sys_clk,
clk0 => dcm_sp_i0_clk0,
clkdv => dcm_sp_i0_clkdv,
clkfx => dcm_sp_i0_clkfx,
clkfb => clk_fb0
);
clk_fb0 <= dcm_sp_i0_clk0;
--clk_box <= dcm_sp_i0_clkfx; -- 52 MHz
clk_box <= dcm_sp_i0_clk0; -- 200 MHz
end block;
------------------------------------------------------------
-- reset generation
reset_generator_p: process
begin
wait until rising_edge( clk_box);
reset_shreg <= reset_shreg(reset_shreg'left-1 downto 0) & '0';
reset <= reset_shreg(reset_shreg'left);
if cpu_reset = '1' then
reset_shreg <= (others => '1');
end if;
end process;
reset_n <= not reset;
-- chipscope_i0 : chipscope
-- port map (
-- clk => adc_clk_buf, --: in std_ulogic;
-- data => adc_data_16bit, --: in std_ulogic_vector(15 downto 0);
-- trig => '1' --: in std_ulogic
-- );
-- default output drivers
--
fmc_la00_cc_n <= 'Z';
fmc_la00_cc_p <= 'Z';
fmc_la01_cc_n <= 'Z';
fmc_la01_cc_p <= 'Z';
fmc_la02_n <= 'Z';
fmc_la02_p <= 'Z';
fmc_la03_n <= 'Z';
fmc_la03_p <= 'Z';
fmc_la04_n <= 'Z';
fmc_la04_p <= 'Z';
fmc_la05_n <= 'Z';
fmc_la05_p <= 'Z';
fmc_la06_n <= 'Z';
fmc_la06_p <= 'Z';
fmc_la07_n <= 'Z';
fmc_la07_p <= 'Z';
fmc_la08_n <= 'Z';
fmc_la08_p <= 'Z';
fmc_la09_n <= 'Z';
fmc_la09_p <= 'Z';
fmc_la10_n <= 'Z';
fmc_la10_p <= 'Z';
fmc_la11_n <= 'Z';
fmc_la11_p <= 'Z';
fmc_la12_n <= 'Z';
fmc_la12_p <= 'Z';
fmc_la13_n <= 'Z';
fmc_la13_p <= 'Z';
fmc_la14_n <= 'Z';
fmc_la14_p <= 'Z';
fmc_la15_n <= 'Z';
fmc_la15_p <= 'Z';
fmc_la16_n <= 'Z';
fmc_la16_p <= 'Z';
fmc_la17_cc_n <= 'Z';
fmc_la17_cc_p <= 'Z';
fmc_la18_cc_n <= 'Z';
fmc_la18_cc_p <= 'Z';
fmc_la19_n <= 'Z';
fmc_la19_p <= 'Z';
fmc_la20_n <= 'Z';
fmc_la20_p <= 'Z';
fmc_la21_n <= 'Z';
fmc_la21_p <= 'Z';
fmc_la22_n <= 'Z';
fmc_la22_p <= 'Z';
fmc_la23_n <= 'Z';
fmc_la23_p <= 'Z';
fmc_la24_n <= 'Z';
fmc_la24_p <= 'Z';
fmc_la25_n <= 'Z';
fmc_la25_p <= 'Z';
fmc_la26_n <= 'Z';
fmc_la26_p <= 'Z';
fmc_la27_n <= 'Z';
fmc_la27_p <= 'Z';
fmc_la28_n <= 'Z';
fmc_la28_p <= 'Z';
fmc_la29_n <= 'Z';
fmc_la29_p <= 'Z';
fmc_la30_n <= 'Z';
fmc_la30_p <= 'Z';
fmc_la31_n <= 'Z';
fmc_la31_p <= 'Z';
fmc_la32_n <= 'Z';
fmc_la32_p <= 'Z';
fmc_la33_n <= 'Z';
fmc_la33_p <= 'Z';
fpga_awake <= 'Z';
fpga_init_b <= '1';
fpga_onchip_term1 <= 'Z';
fpga_onchip_term2 <= 'Z';
--
ddr2_a <= (others => '1');
ddr2_ba <= (others => '1');
ddr2_cas_b <= '1';
ddr2_ras_b <= '1';
ddr2_we_b <= '1';
ddr2_cke <= '0';
ddr2_clk_n <= '0';
ddr2_clk_p <= '1';
ddr2_dq <= (others => 'Z');
ddr2_ldm <= '0';
ddr2_udm <= '0';
ddr2_ldqs_n <= 'Z';
ddr2_ldqs_p <= 'Z';
ddr2_udqs_n <= 'Z';
ddr2_udqs_p <= 'Z';
ddr2_odt <= '1';
--
phy_int <= 'Z';
phy_mdc <= '0';
phy_mdio <= 'Z';
phy_reset <= '0';
phy_txc_gtxclk <= '0';
phy_txctl_txen <= '0';
phy_txd <= (others => '1');
phy_txer <= '0';
--
user_sma_clock_p <= 'Z';
user_sma_clock_n <= 'Z';
------------------------------------------------------------
-- SPI memory pads
-- SPI X4 (Winbond W25Q64VSFIG) 64-Mbit flash memory
fpga_d2_miso3 <= 'Z'; -- /hold
fpga_d1_miso2 <= 'Z'; -- /write_protect
fpga_cclk <= '0';
fpga_mosi_csi_b_miso0 <= 'Z';
spi_cs_b <= 'Z';
------------------------------------------------------------
-- BPI parallel flash
-- inout
fpga_d0_din_miso_miso1 <= 'Z';
fpga_d1_miso2 <= 'Z';
fpga_d2_miso3 <= 'Z';
flash_d(7 downto 3) <= "ZZZZZ";
-- out
fmc_pwr_good_flash_rst_b <= reset_n;
flash_ce_b <= '1';
flash_oe_b <= '1';
flash_we_b <= '1';
flash_a <= (others => 'Z');
------------------------------------------------------------
-- gpio input pads
gpioi.sig_in <= (others => '0');
gpioi.sig_en <= (others => '0');
gpioi.din( 3 downto 0) <= std_logic_vector( gpio_switch);
gpioi.din( 7 downto 4) <= gpio_button;
gpioi.din(15 downto 8) <= gpio_header_ls;
gpioi.din(30 downto 16) <= (others => '0');
gpioi.din(31) <= simulation_active;
------------------------------------------------------------
-- uart input
uarti.rxd <= usb_1_tx; -- function: RX data in
uarti.ctsn <= usb_1_rts; -- not( usb_1_rts); function: CTS input
uarti.extclk <= '0';
------------------------------------------------------------
-- box system
box_i0: entity work.box
generic map (
time_factor => time_factor --: positive
)
port map (
clk => clk_box, --: in std_ulogic;
reset_n => reset_n, --: in std_ulogic;
--
uarti => uarti, --: in uart_in_type;
uarto => box_i0_uarto, --: out uart_out_type;
--
gpioi => gpioi, --: in gpio_in_type;
gpioo => box_i0_gpioo --: out gpio_out_type;
);
------------------------------------------------------------
-- gpio output pads
-- placement on board: LED0, LED1, LED2, LED3
gpio_led <= box_i0_gpioo.dout( 3 downto 0);
--gpio_header_ls <= box_i0_gpioo.dout(15 downto 8);
gpio_header_ls(0) <= box_i0_gpioo.dout( 8) when box_i0_gpioo.oen( 8) = '0' else 'Z';
gpio_header_ls(1) <= box_i0_gpioo.dout( 9) when box_i0_gpioo.oen( 9) = '0' else 'Z';
gpio_header_ls(2) <= box_i0_gpioo.dout(10) when box_i0_gpioo.oen(10) = '0' else 'Z';
gpio_header_ls(3) <= box_i0_gpioo.dout(11) when box_i0_gpioo.oen(11) = '0' else 'Z';
gpio_header_ls(4) <= box_i0_gpioo.dout(12) when box_i0_gpioo.oen(12) = '0' else 'Z';
gpio_header_ls(5) <= box_i0_gpioo.dout(13) when box_i0_gpioo.oen(13) = '0' else 'Z';
gpio_header_ls(6) <= box_i0_gpioo.dout(14) when box_i0_gpioo.oen(14) = '0' else 'Z';
gpio_header_ls(7) <= box_i0_gpioo.dout(15) when box_i0_gpioo.oen(15) = '0' else 'Z';
fpga_awake <= not box_i0_gpioo.dout( 0);
------------------------------------------------------------
-- uart output
usb_1_rx <= box_i0_uarto.txd; -- function: TX data out
usb_1_cts <= box_i0_uarto.rtsn; -- function: RTS
------------------------------------------------------------
-- fmc/main i2c io pads
iic_scl_main <= 'Z';
iic_sda_main <= 'Z';
end architecture rtl;
|