summaryrefslogtreecommitdiffstats
path: root/mig_test/vhdl_files.txt
blob: 693137b89e79e4a2ed822061e9b6e54795a04e8e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
work        rtl/top.vhd
work        rtl/box.vhd
work        rtl/timestamp.vhd
work        rtl_tb/top_tb.vhd

grlib       ../grlib/rtl/ahbctrl.vhd
grlib       ../grlib/rtl/amba.vhd
grlib       ../grlib/rtl/apbctrl.vhd
grlib       ../grlib/rtl/config.vhd
grlib       ../grlib/rtl/devices.vhd
grlib       ../grlib/rtl/stdlib.vhd
grlib       ../grlib/rtl/testlib.vhd
grlib       ../grlib/rtl/util.vhd
grlib       ../grlib/rtl/version.vhd
grlib       ../grlib/rtl_tb/stdio.vhd

hzdr        ../hzdr/rtl/devices_hzdr.vhd
hzdr        ../hzdr/rtl/component_package.vhd
hzdr        ../hzdr/rtl/debug_con_apb.vhd

gaisler     ../gaisler/rtl/ahbdpram.vhd
gaisler     ../gaisler/rtl/ahbram.vhd
gaisler     ../gaisler/rtl/apbuart.vhd
gaisler     ../gaisler/rtl/grgpio.vhd
gaisler     ../gaisler/rtl/uart.vhd
gaisler     ../gaisler/rtl/gptimer.vhd
gaisler     ../gaisler/rtl/misc.vhd
gaisler     ../gaisler/rtl/net.vhd
gaisler     ../gaisler/rtl/memctrl.vhd
gaisler     ../gaisler/rtl/memoryctrl.vhd
gaisler     ../gaisler/rtl_tb/sim.vhd
gaisler     ../gaisler/rtl/greth.vhd
gaisler     ../gaisler/rtl/ethernet_mac.vhd

eth         ../gaisler/rtl/greth_pkg.vhd
eth         ../gaisler/rtl/greth_rx.vhd
eth         ../gaisler/rtl/greth_tx.vhd
eth         ../gaisler/rtl/grethc.vhd
eth         ../gaisler/rtl/eth_ahb_mst.vhd
eth         ../gaisler/rtl/eth_rstgen.vhd
eth         ../gaisler/rtl/ethcomp.vhd

techmap     ../techmap/rtl/allmem.vhd
techmap     ../techmap/rtl/gencomp.vhd
techmap     ../techmap/rtl/memory_inferred.vhd
techmap     ../techmap/rtl/memory_unisim.vhd
techmap     ../techmap/rtl/syncram_2p.vhd
techmap     ../techmap/rtl/syncram_dp.vhd
techmap     ../techmap/rtl/syncrambw.vhd
techmap     ../techmap/rtl/syncram.vhd
techmap     ../techmap/rtl/netcomp.vhd

zpu         rtl/zpu_config.vhd
zpu         rtl/dualport_ram.vhd
zpu         ../zpu/rtl/dualport_ram_ahb_wrapper.vhd
zpu         ../zpu/rtl/zpu_ahb.vhd
zpu         ../zpu/rtl/zpu_bus_trace.vhd
zpu         ../zpu/rtl/zpu_core_medium.vhd
zpu         ../zpu/rtl/zpu_core_small.vhd
zpu         ../zpu/rtl/zpu_wrapper_package.vhd
zpu         ../zpu/rtl/zpupkg.vhd
zpu         ../zpu/rtl_tb/sim_small_fpga_top_noint.vhd
zpu         ../zpu/rtl_tb/txt_util.vhd
OpenPOWER on IntegriCloud