blob: 16ebb298f3a7f33580a74f98a4a3656be5b1ad6f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
syntax:glob
# vim stuff
*.swp
# modelsim stuff
wlf*
*.wlf
*.psm
*.prw
*.dbs
*.dat
_info
_vmake
_temp*
transcript
tcl_stacktrace.txt
# c stuff
*.elf
*.bin
*.lst
# download directorys
*/download/*
# docs
glob:*/doc/*.pdf
glob:*/doc/*.ppt
glob:tdc/paper/*.*
glob:ct-lab.zip
# syn stuff
glob:*/syn/xst/*
glob:*.mcs
glob:*.bit
glob:*.prm
# rena3 special
glob:rena3/doc/*.xls
glob:rena3/sim/log.txt
glob:rena3/sim/trace.txt
# s3estarter special
glob:s3estarter/sim/trace.txt
glob:s3estarter/sim/bus_trace.txt
glob:s3estarter/sim/dumpdata.txt
glob:s3estarter/sim_isim/bus_trace.txt
glob:s3estarter/sim_isim/dumpdata.txt
glob:s3estarter/doc/DDR_5th_4Mx16_HY5DV641622AT_VHDL.zip
glob:s3estarter/doc/Untersuchung des DDR.doc
glob:s3estarter/doc/ddr_tests/
# esnug simulation special
glob:esnug_c/sim/test/*_diff.txt
glob:esnug_c/sim/test/*_dut.txt
glob:esnug_c/sim/test/*_log.txt
glob:esnug_c/sim/test/pipe1xx
glob:esnug_c/sim/test/xxx_*.txt
# special projects
glob:treemap/Treeviz/*
glob:treemap/Treeviz-0.35/*
glob:sp601/sp601_restore_flash/*
#others
glob:bpm/
glob:rubygem/
glob:soc-lm32/
glob:src/
glob:ddr_ram_cores/
# handled by SVN
glob:beam_position_monitor/
glob:s3estarter/sim_isim/isim/
glob:*.o
glob:*.a
|
