summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra
Commit message (Expand)AuthorAgeFilesLines
* drm/tegra: sor - Remove obsolete commentThierry Reding2014-06-091-1/+1
* drm/tegra: sor - Enable only the necessary number of lanesThierry Reding2014-06-091-1/+1
* drm/tegra: sor - Power on only the necessary lanesThierry Reding2014-06-091-3/+17
* drm/tegra: sor - Do not program interlaced mode registersThierry Reding2014-06-091-3/+0
* drm/tegra: sor - Do not hardcode link speedThierry Reding2014-06-091-2/+2
* drm/tegra: sor - Do not hardcode number of blank symbolsThierry Reding2014-06-091-3/+23
* drm/tegra: sor - Don't hardcode link parametersThierry Reding2014-06-091-10/+213
* drm/tegra: sor - Change power down orderingStéphane Marchesin2014-06-091-1/+1
* drm/tegra: sor - Fix copy/paste errorStéphane Marchesin2014-06-091-1/+1
* drm/tegra: sor - Remove pixel clock roundingStéphane Marchesin2014-06-091-3/+0
* drm/tegra: sor - Make debugfs setup consistentThierry Reding2014-06-061-6/+5
* drm/tegra: sor - Recursively remove debugfs treeThierry Reding2014-06-061-1/+1
* drm/tegra: dp - Mark the connector as hotplug capableThierry Reding2014-06-051-0/+1
* drm/tegra: dp - Implement hotplug detection in work queueThierry Reding2014-06-051-10/+20
* drm/tegra: Add hardware cursor supportThierry Reding2014-06-052-3/+138
* drm/tegra: Remove host1x drm_bus implementationThierry Reding2014-06-0510-96/+52
* drm/tegra: gem - Make tegra_bo_import() staticThierry Reding2014-06-051-1/+2
* drm/tegra: hdmi - Add Tegra124 supportThierry Reding2014-06-052-0/+89
* drm/tegra: sor - Protect CRC debugfs against enable stateThierry Reding2014-06-051-24/+45
* drm/tegra: dsi - Do not needlessly recompute pclkThierry Reding2014-06-051-1/+0
* drm/tegra: dc - Compute shift clock divider in output driversThierry Reding2014-06-056-41/+82
* drm/tegra: dc - Move around shift clock programmingThierry Reding2014-06-051-9/+10
* drm/tegra: dsi - Reset controller on driver unloadThierry Reding2014-06-051-0/+1
* drm/tegra: dsi - Fix typo when disabling controllerThierry Reding2014-06-051-1/+1
* drm/tegra: dsi - Add enable guardThierry Reding2014-06-051-0/+11
* drm/tegra: dsi - Initialize proper packet sequencesThierry Reding2014-06-051-4/+46
* drm/tegra: dsi - Implement VDD supply supportThierry Reding2014-06-051-0/+17
* drm/tegra: dsi - Remove unneeded codeThierry Reding2014-06-051-85/+0
* drm/tegra: dsi - Use internal pixel formatThierry Reding2014-06-052-1/+43
* drm/tegra: hdmi - Fix disable sequenceThierry Reding2014-06-051-0/+8
* drm/tegra: hdmi - Disable LVDS modeThierry Reding2014-06-052-1/+10
* drm/tegra: hdmi - Use proper power-up sequenceThierry Reding2014-06-051-0/+11
* drm/tegra: hdmi - Clean up clock usageThierry Reding2014-06-051-14/+6
* drm/tegra: hdmi - Reverse regulator enable orderingThierry Reding2014-06-051-12/+12
* drm/tegra: hdmi - Remove duplicate codeThierry Reding2014-06-051-10/+0
* drm/tegra: hdmi - Add connector supply supportThierry Reding2014-06-051-9/+23
* drm/tegra: dc - Use proper H/V ref-to-sync valuesThierry Reding2014-06-051-3/+2
* drm/tegra: dc - Do not touch power control registerThierry Reding2014-06-051-4/+0
* drm/tegra: dc - Reshuffle code to get rid of prototypesThierry Reding2014-06-052-251/+248
* drm/tegra: dc - Rename INVERT_V to V_DIRECTIONThierry Reding2014-06-052-4/+5
* drm/tegra: sor - Add CRC debugfs supportThierry Reding2014-06-052-0/+125
* drm/tegra: dc - Add YUYV supportThierry Reding2014-06-052-6/+22
* drm/tegra: Cleanup header fileThierry Reding2014-06-051-26/+23
* drm: add drm_fb_helper_restore_fbdev_mode_unlocked()Rob Clark2014-06-051-5/+2
* drm/dp: add a hw mutex around the transfer functions. (v2)Dave Airlie2014-06-051-2/+2
* Merge branch 'drm-init-cleanup' of git://people.freedesktop.org/~danvet/drm i...Dave Airlie2014-05-011-11/+0
|\
| * drm: rip out dev->devnameDaniel Vetter2014-04-231-10/+0
| * drm: kill drm_bus->bus_typeDaniel Vetter2014-04-221-1/+0
* | Merge tag 'drm/tegra/for-3.15-rc3' of git://anongit.freedesktop.org/tegra/lin...Dave Airlie2014-04-281-1/+1
|\ \ | |/ |/|
| * drm/tegra: restrict plane loops to legacy planesDaniel Vetter2014-04-241-1/+1
OpenPOWER on IntegriCloud