summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau: remove symlinks, move core/ to nvkm/ (no code changes)Ben Skeggs2015-01-221-974/+0
* drm/nouveau/core: object.engine is always a nouveau_engine nowBen Skeggs2015-01-221-2/+1
* drm/nouveau/fifo/g84-: ack non-stall interrupt before handling itBen Skeggs2014-12-021-2/+2
* drm/nouveau/fifo: implement nvif event sourceBen Skeggs2014-08-101-14/+3
* drm/nouveau/fifo: allow direct access to channel control registers where poss...Ben Skeggs2014-08-101-0/+1
* drm/nouveau/fifo: audit and version fifo channel classesBen Skeggs2014-08-101-9/+20
* drm/nouveau/core: rework event interfaceBen Skeggs2014-08-101-10/+29
* drm/nouveau/core: allow event source to handle multiple event types per indexBen Skeggs2014-06-111-3/+3
* drm/nvc0/fifo: attempt to recover from engine ctxsw timeoutsBen Skeggs2014-03-261-0/+34
* drm/nvc0/fifo: attempt to recover engines from mmu faultsBen Skeggs2014-03-261-2/+103
* drm/nvc0/fifo: use subdev identifiers for bar/ifb fault recovery casesBen Skeggs2014-03-261-18/+15
* drm/nvc0/fifo: use runlist event instead of pollingBen Skeggs2014-03-261-2/+4
* drm/nvc0/fifo: allow channels to be marked as unrunnableBen Skeggs2014-03-261-10/+22
* drm/nvc0/fifo: sched intrBen Skeggs2014-03-261-2/+22
* drm/nvc0/fifo: single printk for mmu fault dataBen Skeggs2014-03-261-33/+52
* drm/nvc0/fifo: ack pb intr individually after handling each unitBen Skeggs2014-03-261-42/+40
* drm/nvc0/fifo: runlist intrBen Skeggs2014-03-261-14/+32
* drm/nvc0/fifo: engine intrBen Skeggs2014-03-261-12/+40
* drm/nvc0/fifo: mask unhandled intr bits when seen, rather than all intrsBen Skeggs2014-03-261-2/+2
* drm/nvc0/fifo: rename a couple of unitsBen Skeggs2014-03-261-22/+22
* drm/nouveau/bar: tidy up the subdev and object class definitionsBen Skeggs2014-01-231-0/+1
* drm/nvc0-: remove nasty fifo swmthd hack for flip completion methodBen Skeggs2013-11-141-7/+0
* drm/nouveau/fifo: make external class definitions into pointersBen Skeggs2013-11-081-2/+2
* drm/nouveau/core: get rid of math.h, replace log2i with order_base_2Ilia Mirkin2013-09-041-2/+1
* drm/nvc0/fifo: prevent CHAN_TABLE_ERROR:CHANNEL_PENDING on fifo finiBen Skeggs2013-05-201-0/+8
* drm/nvc0/fifo: prevent races between clients updating playlistsBen Skeggs2013-05-201-0/+2
* drm/nv50-/fifo: use parent as self for subobjectsBen Skeggs2013-04-261-4/+5
* drm/nouveau/fifo/nvc0: bash some magic reg to make uevent interrupt workBen Skeggs2013-02-201-0/+1
* drm/nouveau/fifo/nvc0-: use interrupt 31 as an event triggerBen Skeggs2013-02-201-2/+22
* drm/nouveau/fifo/nvc0: improve interrupt handler somewhatBen Skeggs2013-02-201-3/+33
* drm/nouveau: report channel owner in error messagesMarcin Slusarz2013-02-201-13/+29
* drm/nouveau: use pr_contMarcin Slusarz2013-02-201-5/+5
* drm/nouveau/fifo: trigger engine context unload before zeroing context pointerBen Skeggs2012-11-291-4/+3
* drm/nouveau: raise reporting levels of some messagesMarcin Slusarz2012-11-291-1/+1
* drm/nouveau/core: fix the assumption that NVDEV_XXXX is always under 32Martin Peres2012-11-291-7/+7
* nvc0/bsp: initial implementation of engineMaarten Lankhorst2012-11-291-1/+10
* drm/nvc0/fifo: re-bash PBUS regs after vm-fault to BARs/PEEPHOLEBen Skeggs2012-10-031-4/+18
* drm/nouveau: constify instances of nouveau_bitfield and nouveau_enum structsMarcin Slusarz2012-10-031-5/+5
* drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs2012-10-031-1/+1
* drm/nouveau/core: have fifo store a unique context identifier at attach timeBen Skeggs2012-10-031-0/+2
* drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs2012-10-031-1/+1
* drm/nouveau: port all engines to new engine module formatBen Skeggs2012-10-031-225/+379
* drm/nouveau/pageflip: kick flip handling out of engsw and into fenceBen Skeggs2012-10-031-2/+6
* drm/nouveau/instmem: completely new implementation, as a subdev moduleBen Skeggs2012-10-031-10/+6
* drm/nouveau/gpuobj: create wrapper functions for mapping gpuobj into vm/barBen Skeggs2012-10-031-5/+3
* drm/nvc0/fifo: handle bar1 control regs much like fifo/nve0Ben Skeggs2012-10-031-19/+21
* drm/nouveau: restructure source tree, split core from drm implementationBen Skeggs2012-10-031-0/+477
OpenPOWER on IntegriCloud