summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Remove use of the autoreported ringbuffer HEAD positionChris Wilson2012-02-271-13/+1
* Revert "drm/i915: Work around gen7 BLT ring synchronization issues."Keith Packard2012-01-201-14/+0
* drm/i915: paper over missed irq issues with force wake voodooDaniel Vetter2012-01-191-2/+25
* drm/i915: don't bail out of intel_wait_ring_buffer too earlyDaniel Vetter2012-01-031-1/+10
* drm/i915: Work around gen7 BLT ring synchronization issues.Eric Anholt2012-01-031-0/+14
* drm/i915: Force sync command ordering (Gen6+)Ben Widawsky2012-01-031-0/+5
* drm/i915: Use PIPE_CONTROL for flushing on gen6+.Jesse Barnes2011-10-201-12/+124
* drm/i915: Rename PIPE_CONTROL bit defines to be less terse.Kenneth Graunke2011-10-201-2/+4
* drm/i915: Remove implied length of 2 from GFX_OP_PIPE_CONTROL #define.Kenneth Graunke2011-10-201-4/+4
* drm/i915: Dumb down the semaphore logicBen Widawsky2011-09-211-43/+106
* Drivers: i915: Fix all space related issues.Akshay Joshi2011-09-191-38/+38
* drm/i915: set GFX_MODE to pre-Ivybridge default value even on IvybridgeJesse Barnes2011-08-191-0/+4
* Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard2011-07-221-0/+3
|\
| * drm/i915: Initialize RCS ring status page address in intel_render_ring_init_driKeith Packard2011-07-221-0/+3
* | drm/i915: Add an interface to dynamically change the cache levelChris Wilson2011-06-091-2/+4
|/
* drm/i915: clean up unused ring_get_irq/ring_put_irq functionsFeng, Boqun2011-05-161-29/+0
* drm/i915: fix user irq miss in BSD ring on g4xFeng, Boqun2011-05-161-2/+27
* drm/i915: Update the location of the ringbuffers' HWS_PGA registers for IVB.Eric Anholt2011-05-131-3/+24
* drm/i915: ring support for Ivy BridgeJesse Barnes2011-05-131-3/+3
* drm/i915: Rename agp_type to cache_levelChris Wilson2011-05-101-2/+2
* drm/1915: ringbuffer wait for idle functionBen Widawsky2011-05-101-1/+1
* drm/i915: Move the irq wait queue initialisation into the ring initChris Wilson2011-05-101-0/+1
* drm/i915: Restore missing command flush before interrupt on BLT ringChris Wilson2011-03-231-60/+49
* Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2011-02-161-10/+16
|\
| * drm/i915: Invalidate TLB caches on SNB BLT/BSD ringsChris Wilson2011-02-021-10/+16
* | drm/i915: Refine tracepointsChris Wilson2011-02-071-18/+3
* | drm/i915: Defer reporting EIO until we try to use the GPUChris Wilson2011-01-271-0/+4
* | drm/i915: Silence a few -Wunused-but-set-variableChris Wilson2011-01-251-0/+4
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2011-01-241-16/+66
|\ \ | |/
| * drm/i915/ringbuffer: Fix use of stale HEAD position whilst polling for spaceChris Wilson2011-01-201-16/+24
| * drm/i915: Initialise ring vfuncs for old DRI pathsChris Wilson2011-01-201-0/+42
* | drm/i915/ringbuffer: Kill an annoyingly frequent debug messageChris Wilson2011-01-201-1/+0
|/
* drm/i915: Make the ring IMR handling privateChris Wilson2011-01-111-12/+14
* drm/i915/ringbuffer: Simplify the ring irq refcountingChris Wilson2011-01-111-38/+24
* drm/i915: Mask USER interrupts on gen6 (until required)Chris Wilson2011-01-111-11/+109
* drm/i915: Handle ringbuffer stalls when flushingChris Wilson2011-01-111-33/+53
* drm/i915: Workaround erratum on i830 for TAIL pointer within last 2 cachelinesChris Wilson2011-01-111-3/+10
* Revert "drm/i915: Avoid using PIPE_CONTROL on Ironlake"Chris Wilson2010-12-151-2/+160
* drm/i915/ringbuffer: Make IRQ refcnting atomicChris Wilson2010-12-141-19/+25
* Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-091-11/+8
|\
| * drm/i915/ringbuffer: Handle wrapping of the autoreported HEADChris Wilson2010-12-091-11/+8
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-071-14/+16
|\ \ | |/
| * drm/i915/ringbuffer: Only print an error on the second attempt to reset headChris Wilson2010-12-051-14/+16
| * drm/i915/ringbuffer: Use the HEAD auto-reporting mechanismChris Wilson2010-11-081-1/+12
| * drm/i915: SNB BLT workaroundChris Wilson2010-11-021-3/+113
* | drm/i915: Avoid using PIPE_CONTROL on IronlakeChris Wilson2010-12-051-157/+2
* | drm/i915: Implement GPU semaphores for inter-ring synchronisation on SNBChris Wilson2010-12-051-156/+259
* | drm/i915/ringbuffer: Handle cliprects in the callerChris Wilson2010-11-301-58/+28
* | drm/i915: Move instruction state invalidation from execbuffer to flushChris Wilson2010-11-301-11/+4
* | drm/i915: Move the implementation details of PIPE_CONTROL to the ringbufferChris Wilson2010-11-231-9/+96
OpenPOWER on IntegriCloud