summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_psr.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/psr: Remove few mod parameters option.Rodrigo Vivi2018-07-121-10/+0
* drm/i915: Use crtc_state->has_psr instead of CAN_PSR for pipe updateTarun Vyas2018-07-121-1/+6
* drm/i915/psr: Lockless version of psr_wait_for_idleTarun Vyas2018-07-021-2/+34
* drm/i915/psr: Enable CRC check in the static frame on the sink sideJosé Roberto de Souza2018-06-261-1/+9
* drm/i915/psr: Avoid PSR exit max time timeoutJosé Roberto de Souza2018-06-261-1/+2
* drm/i915/psr: Handle PSR errorsJosé Roberto de Souza2018-06-261-1/+21
* drm/i915/psr: Begin to handle PSR/PSR2 errors set by sinkJosé Roberto de Souza2018-06-261-11/+51
* drm/i915/psr: Remove intel_crtc_state parameter from disable_source()José Roberto de Souza2018-06-261-3/+2
* drm/i915/psr: Warn for erroneous enabling of both PSR1 and PSR2.Dhinakaran Pandiyan2018-06-261-3/+2
* drm/i915/psr: Fix race in intel_psr_work()Dhinakaran Pandiyan2018-06-261-1/+1
* drm/i915/psr: Kill useless function pointers.Rodrigo Vivi2018-06-261-37/+18
* drm/i915/ddi: Get AUX power domain for DP main link tooImre Deak2018-06-261-41/+0
* drm/i915: remove check for aux irqLucas De Marchi2018-06-211-1/+1
* drm/i915/psr: Fix warning in intel_psr_activate()Dhinakaran Pandiyan2018-06-201-0/+1
* drm/i915/psr: Kill delays when activating psr back.Rodrigo Vivi2018-06-141-22/+7
* drm/i915/psr: Set idle frame count based on sink synchronization latencyDhinakaran Pandiyan2018-05-291-20/+20
* drm/i915/psr: Fix ALPM cap check for PSR2Dhinakaran Pandiyan2018-05-241-10/+10
* drm/i915/psr: Fall back to max. synchronization latency if DPCD read failsDhinakaran Pandiyan2018-05-241-2/+2
* drm/i915/psr: Avoid unnecessary DPCD read of DP_PSR_CAPSDhinakaran Pandiyan2018-05-241-10/+1
* drm/i915/psr: Check for SET_POWER_CAPABLE bit at PSR init time.Dhinakaran Pandiyan2018-05-241-6/+5
* drm/i915/psr: Avoid DPCD reads when panel does not support PSRDhinakaran Pandiyan2018-05-241-6/+8
* drm/i915/psr: Nuke PSR support for VLV and CHVDhinakaran Pandiyan2018-05-241-226/+22
* drm/i915/psr: vbt change for psrVathsala Nagaraju2018-05-241-19/+20
* drm/i915/psr: Check if VBT says PSR can be enabled.Dhinakaran Pandiyan2018-05-091-2/+5
* drm/i915/psr/cnl: Set y-coordinate as valid in SDPJosé Roberto de Souza2018-04-261-3/+2
* drm/i915/psr/skl+: Print information about what caused a PSR exitJosé Roberto de Souza2018-04-261-0/+45
* drm/i915/psr: Prevent PSR exit when a non-pipe related register is writtenosé Roberto de Souza2018-04-261-1/+2
* drm/i915/psr: Timestamps for PSR entry and exit interrupts.Dhinakaran Pandiyan2018-04-201-2/+7
* drm/i915/psr: Control PSR interrupts via debugfsDhinakaran Pandiyan2018-04-201-0/+58
* drm/i915/psr: Chase psr.enabled only under the psr.lockChris Wilson2018-04-101-38/+44
* drm/i915/psr: Set DPCD PSR2 enable bit when neededJosé Roberto de Souza2018-03-301-5/+6
* drm/i915/psr: Cache sink synchronization latencyJosé Roberto de Souza2018-03-301-12/+16
* drm/i915/psr: Use PSR2 macro for PSR2José Roberto de Souza2018-03-301-1/+1
* drm/i915/psr: Do not override PSR2 sink supportJosé Roberto de Souza2018-03-301-16/+17
* drm/i915/psr/cnl: Enable Y-coordinate support in sourceJosé Roberto de Souza2018-03-301-4/+12
* drm/i915/psr: Tie PSR2 support to Y coordinate requirementJosé Roberto de Souza2018-03-301-27/+19
* drm/i915/psr: Nuke aux frame syncJosé Roberto de Souza2018-03-301-23/+1
* drm/i915/psr: Remove open-coded PSR AUX transactions for SKL+Dhinakaran Pandiyan2018-03-211-33/+22
* drm/i915/psr: Move PSR aux setup to it's own function.Dhinakaran Pandiyan2018-03-211-11/+20
* drm/i915: Move CUR SURFLIVE definition to a better place.Rodrigo Vivi2018-03-131-2/+2
* drm/i915/psr: Use more PSR HW tracking.Rodrigo Vivi2018-03-131-1/+9
* drm/i915/psr: Display WA 0884 applied broadly for more HW tracking.Rodrigo Vivi2018-03-121-2/+17
* drm/i915/psr: Update PSR2 resolution check for CannonlakeDhinakaran Pandiyan2018-03-061-6/+15
* drm/i915/psr: Don't avoid PSR when PSR2 conditions are not met.Rodrigo Vivi2018-02-271-27/+37
* drm/i915/psr2: Fix max resolution supported.Rodrigo Vivi2018-02-271-3/+3
* drm/i915/psr: Check for power state control capability.Dhinakaran Pandiyan2018-02-271-0/+5
* drm/i915/psr: Check for the specific AUX_FRAME_SYNC cap bit.Dhinakaran Pandiyan2018-02-271-1/+1
* drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan2018-02-271-0/+68
* drm/i915/psr: New power domain for AUX IO.Dhinakaran Pandiyan2018-02-271-0/+41
* drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin2018-02-091-2/+2
OpenPOWER on IntegriCloud