summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/gxbb.h
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: use SPDX license identifiers consistentlyJerome Brunet2018-05-181-51/+1
* clk: meson: gxbb: add the video decoder clocksMaxime Jourdan2018-05-151-1/+5
* clk: meson: add fdiv clock gatesJerome Brunet2018-03-131-1/+6
* clk: meson: add mpll pre-dividerJerome Brunet2018-03-131-1/+2
* clk: meson: split divider and gate part of mpllJerome Brunet2018-03-131-1/+4
* clk: meson: fix rate calculation of plls with a fractional partJerome Brunet2018-02-121-1/+2
* clk: meson: gxbb: Add VPU and VAPB clockidsNeil Armstrong2017-10-201-1/+5
* clk: meson: gxbb: Add sd_emmc clk0 clkidsJerome Brunet2017-08-041-2/+8
* clk: meson-gxbb: expose almost every clock in the bindingsJerome Brunet2017-08-041-110/+7
* clk: meson-gxbb: Add EE 32K Clock for CECNeil Armstrong2017-05-291-1/+4
* clk: meson: gxbb: remove the "cpu_clk" from the GXBB and GXL driverMartin Blumenstingl2017-05-291-1/+1
* clk: meson-gxbb: un-export the CPU clockMartin Blumenstingl2017-05-291-1/+1
* clk: meson-gxbb: expose UART clocksHelmut Klein2017-05-291-3/+3
* clk: meson-gxbb: expose SPICC gateNeil Armstrong2017-05-291-1/+1
* clk: meson-gxbb: expose spdif master clockJerome Brunet2017-05-291-2/+2
* clk: meson-gxbb: expose i2s master clockJerome Brunet2017-05-291-1/+1
* clk: meson-gxbb: expose spdif clock gatesJerome Brunet2017-05-291-2/+2
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2017-05-101-1/+10
|\
| * clk: meson: gxbb: add cts_i958 clockJerome Brunet2017-04-071-1/+2
| * clk: meson: gxbb: add cts_mclk_i958Jerome Brunet2017-04-071-1/+4
| * clk: meson: gxbb: add cts_amclkJerome Brunet2017-04-071-1/+4
| * Merge branch 'v4.12/clk-drivers' into v4.12/clkKevin Hilman2017-04-041-0/+2
| |\
| | * clk: meson-gxbb: Add GXL/GXM GP0 VariantNeil Armstrong2017-04-041-0/+2
* | | Merge tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2017-05-091-7/+14
|\ \ \ | |/ /
| * | clk: meson-gxbb: Expose GP0 dt-bindings clock idNeil Armstrong2017-04-041-1/+1
| * | clk: meson-gxbb: Add MALI clock IDSNeil Armstrong2017-04-041-1/+8
| * | dt-bindings: clk: gxbb: expose i2s output clock gatesJerome Brunet2017-04-041-5/+5
| |/
* | clk: meson-gxbb: expose clock CLKID_RNG0Heiner Kallweit2017-03-161-1/+1
|/
* clk: gxbb: fix CLKID_ETH defined twicejbrunet2017-01-271-1/+1
* clk: gxbb: add the SAR ADC clocks and expose themMartin Blumenstingl2017-01-231-3/+6
* clk: meson-gxbb: Export HDMI clocksNeil Armstrong2017-01-181-2/+2
* clk: gxbb: expose i2c clocksJerome Brunet2016-09-141-2/+2
* clk: gxbb: expose USB clocksMartin Blumenstingl2016-09-141-5/+5
* clk: gxbb: expose spifc clockJerome Brunet2016-09-141-1/+1
* clk: gxbb: expose MPLL2 clock for use by DTMartin Blumenstingl2016-09-141-1/+1
* clk: meson-gxbb: Export PWM related clocks for DTNeil Armstrong2016-09-021-3/+3
* clk: gxbb: add MMC gate clocks, and expose for DTKevin Hilman2016-08-151-2/+5
* Revert "clk: gxbb: expose CLKID_MMC_PCLK"Michael Turquette2016-07-151-1/+1
* clk: gxbb: expose CLKID_MMC_PCLKKevin Hilman2016-07-071-1/+1
* clk: gxbb: add AmLogic GXBB clk controller driverMichael Turquette2016-06-221-0/+271
OpenPOWER on IntegriCloud