summaryrefslogtreecommitdiffstats
path: root/drivers/char/agp/intel-agp.h
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: fix hsw uncached pteDaniel Vetter2012-08-171-0/+1
* drm/i915: add more Haswell PCI IDsPaulo Zanoni2012-08-071-5/+34
* Merge tag 'v3.5-rc4' into drm-intel-next-queuedDaniel Vetter2012-06-251-0/+1
|\
| * char/agp: add another Ironlake host bridgeEugeni Dodonov2012-06-061-0/+1
* | drm/i915 + agp/intel-gtt: prep work for direct setupDaniel Vetter2012-06-121-3/+0
|/
* Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie2012-04-121-0/+14
|\
| * drm/i915: add Haswell devices and their PCI IDsEugeni Dodonov2012-04-091-0/+11
| * agp/intel: add ValleyView AGP driverJesse Barnes2012-03-291-0/+3
* | drm/i915: add Ivy Bridge GT2 Server entriesEugeni Dodonov2012-04-021-0/+1
|/
* agp/intel: Fix typo in G4x_GMCH_SIZE_VT_2MChris Wilson2011-07-131-3/+4
* agp/intel: add Ivy Bridge supportJesse Barnes2011-05-131-0/+8
* agp/intel: Experiment with a 855GM GWB bitChris Wilson2011-02-221-0/+1
* agp/intel: Flush the chipset write buffers when changing GTT baseChris Wilson2011-01-111-0/+2
* intel-gtt: maximize ggtt size on platforms that support thisDaniel Vetter2010-10-271-3/+11
* Merge branch 'drm-intel-fixes' into HEADChris Wilson2010-09-211-0/+2
|\
| * drm/i915,agp/intel: Add second set of PCI-IDs for B43Chris Wilson2010-09-171-0/+2
* | intel-gtt: introduce intel_gtt_driverDaniel Vetter2010-09-081-40/+0
* | agp/intel: make intel-gtt.c into a real source fileDaniel Vetter2010-09-081-0/+3
|/
* intel_agp,i915: Add more sandybridge graphics device idsZhenyu Wang2010-09-071-6/+12
* agp/intel: use #ifdef idiom for intel-agp.hZhenyu Wang2010-09-071-0/+4
* drm/i915,intel_agp: Add support for Sandybridge D0Zhenyu Wang2010-08-211-0/+1
* agp/intel: Add actual definitions of the Sandybridge PTE caching bits.Zhenyu Wang2010-08-011-0/+6
* agp/intel: introduce intel-agp.h header fileDaniel Vetter2010-04-181-0/+239
OpenPOWER on IntegriCloud