summaryrefslogtreecommitdiffstats
path: root/arch/xtensa/include/asm/regs.h
Commit message (Expand)AuthorAgeFilesLines
* xtensa: support hardware breakpoints/watchpointsMax Filippov2016-03-111-0/+3
* xtensa: keep a3 and excsave1 on entry to exception handlersMax Filippov2013-09-061-0/+1
* xtensa: dispatch medium-priority interruptsMarc Gauthier2013-02-231-0/+1
* xtensa: clean up files to make them code-style compliantChris Zankel2012-12-181-1/+0
* xtensa: add s32c1i sanity checkMax Filippov2012-12-181-0/+4
* xtensa: reorganize SR referencingMax Filippov2012-10-151-46/+9
* xtensa: rename MISC SR definition to avoid name clashesMax Filippov2012-10-031-1/+1
* xtensa: move headers files to arch/xtensa/includeChris Zankel2008-11-061-0/+145
OpenPOWER on IntegriCloud