summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/tlb-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Mask out limit field when calculating wired entry countPaul Burton2016-11-241-3/+3
* MIPS: mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker2016-10-051-1/+1
* MIPS: tlb-r4k: If there are wired entries, don't use TLBINVFMatt Redfearn2016-10-051-2/+5
* Merge branch 'akpm' (patches from Andrew)Linus Torvalds2016-05-191-10/+11
|\
| * arch: fix has_transparent_hugepage()Hugh Dickins2016-05-191-10/+11
* | MIPS: mm: Don't do MTHC0 if XPA not presentJames Hogan2016-05-131-2/+4
* | MIPS: Retrieve ASID masks using function accepting struct cpuinfo_mipsPaul Burton2016-05-131-1/+1
* | MIPS: Loongson: Invalidate special TLBs when neededHuacai Chen2016-05-131-12/+15
|/
* MIPS: tlb-r4k: panic if the MMU doesn't support PAGE_SIZEPaul Burton2016-04-031-0/+5
* MIPS: BCM77xx: Remove legacy __cpuinit{,data} sections that crept inPaul Gortmaker2015-06-211-1/+1
* MIPS: tlb-r4k: Fix PG_ELPA commentJames Hogan2015-05-151-1/+1
* Merge branch '4.0-fixes' into mips-for-linux-nextRalf Baechle2015-04-131-0/+12
|\
| * MIPS: Add support for XPA.Steven J. Hill2015-03-191-0/+12
* | MIPS: Add R16000 detectionJoshua Kinard2015-04-011-1/+2
|/
* MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill2015-02-201-3/+3
* MIPS: Replace MIPS-specific 64BIT_PHYS_ADDR with generic PHYS_ADDR_T_64BITRalf Baechle2014-11-241-1/+1
* MIPS: tlb-r4k: Add missing HTW stop/start sequencesMarkos Chandras2014-11-191-0/+4
* MIPS: mm: Use the Hardware Page Table Walker if the core supports itMarkos Chandras2014-08-021-0/+12
* MIPS: BCM47XX: Detect more then 128 MiB of RAM (HIGHMEM)Rafał Miłecki2014-07-301-1/+1
* Revert "MIPS: Delete unused function add_temporary_entry."Rafał Miłecki2014-07-301-0/+47
* Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-291-1/+33
|\
| * MIPS: tlb-r4k: Add CPU PM callback to reconfigure TLBJames Hogan2014-05-021-1/+33
* | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-241-38/+16
|/
* MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen2014-03-311-2/+3
* MIPS: Add support for FTLBsLeonid Yegoshin2014-01-221-7/+22
* MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin2014-01-221-6/+12
* MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras2014-01-221-6/+1
* MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle2013-10-291-16/+21
* MIPS: Optimize current_cpu_type() for better code.Ralf Baechle2013-09-171-0/+1
* MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-141-2/+2
* Revert "MIPS: Allow ASID size to be determined at boot time."David Daney2013-05-161-1/+1
* Merge branch 'mti-next' of git://git.linux-mips.org/pub/scm/sjhill/linux-sjhi...Ralf Baechle2013-05-091-1/+1
|\
| * MIPS: Allow ASID size to be determined at boot time.Steven J. Hill2013-05-081-1/+1
* | MIPS: Export routines needed by the KVM module.Sanjay Lal2013-05-081-0/+2
|/
* MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-1/+1
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2012-12-141-1/+21
|\
| * MIPS: Transparent Huge Pages supportRalf Baechle2012-12-121-0/+20
| * MIPS: Control huge tlb support via Kconfig symbol MIPS_HUGE_TLB_SUPPORTDavid Daney2012-12-121-1/+1
* | MIPS: Avoid mcheck by flushing page range in huge_ptep_set_access_flags()David Daney2012-12-041-14/+4
|/
* MIPS: hugetlbfs: Fix hazard between tlb write and pagemask restoration.Ralf Baechle2012-10-171-0/+1
* MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.Steven J. Hill2012-09-131-1/+1
* Disintegrate asm/system.h for MIPSDavid Howells2012-03-281-1/+0
* Merge branch 'next/generic' into mips-for-linux-nextRalf Baechle2012-01-111-53/+14
|\
| * MIPS: Delete unused function add_temporary_entry.Ralf Baechle2012-01-111-47/+0
| * MIPS: Flush huge TLBHillf Danton2012-01-111-6/+14
* | MIPS: Fix Jazz 64-bit build error.Ralf Baechle2011-12-071-0/+1
|/
* MIPS: Remove __init from add_wired_entry()Manuel Lauss2011-10-241-2/+2
* update David Miller's old email addressJustin P. Mattock2011-04-061-1/+1
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-271-3/+16
* MIPS: Remove #if 0 r4k_update_mmu_cache_hwbugDavid Daney2010-02-271-34/+0
OpenPOWER on IntegriCloud