summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/irq_cpu.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS/IRQCHIP: Move irq_chip from arch/mips to drivers/irqchip.Ralf Baechle2015-06-211-169/+0
* MIPS: IRQ: Fix disable_irq on CPU IRQsFelix Fietkau2015-01-161-0/+4
* MIPS: Set vint handler when mapping CPU interruptsAndrew Bresticker2014-11-241-0/+4
* MIPS: Provide a generic plat_irq_dispatchAndrew Bresticker2014-11-241-0/+18
* MIPS: Rename mips_cpu_intc_init() -> mips_cpu_irq_of_init()Andrew Bresticker2014-11-241-2/+2
* MIPS: Always use IRQ domains for CPU IRQsAndrew Bresticker2014-11-241-25/+11
* MIPS: Panic messages should not end in \n.Ralf Baechle2013-10-291-1/+1
* Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...Ralf Baechle2013-02-211-0/+42
|\
| * MIPS: add irqdomain support for the CPU IRQ controllerGabor Juhos2013-02-171-0/+42
* | MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-4/+4
|/
* Disintegrate asm/system.h for MIPSDavid Howells2012-03-281-1/+0
* MIPS: Install handlers for software IRQsKevin Cernekee2011-07-251-8/+6
* MIPS: Convert the irq functions to the new namesThomas Gleixner2011-03-291-2/+2
* MIPS: irq_cpu: Convert to new irq_chip functionsThomas Gleixner2011-03-251-25/+21
* MIPS: Add missing #inclusions of <linux/irq.h>David Howells2010-10-071-0/+1
* MIPS: Enable GENERIC_HARDIRQS_NO__DO_IRQ for all platformsRalf Baechle2009-03-301-1/+2
* [MIPS] irq_cpu: use handle_percpu_irq handler to avoid dropping interrupts.Ralf Baechle2007-11-151-1/+1
* [MIPS] use name instead of typename for each irq_chipAtsushi Nemoto2007-02-061-2/+2
* [MIPS] Define MIPS_CPU_IRQ_BASE in generic headerAtsushi Nemoto2007-02-061-10/+7
* [MIPS] Compile __do_IRQ() when really neededFranck Bui-Huu2006-12-061-10/+0
* [MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irqAtsushi Nemoto2006-11-301-1/+4
* [MIPS] IRQ cleanupsAtsushi Nemoto2006-11-301-64/+13
* [MIPS] Eleminate interrupt migration helper use.Ralf Baechle2006-07-131-2/+2
* [PATCH] genirq: rename desc->handler to desc->chipIngo Molnar2006-06-291-2/+2
* MT bulletproofing.Ralf Baechle2005-10-291-12/+67
* Inlining will result in back-to-back mtc0 mfc0 instructions. Break theRalf Baechle2005-10-291-0/+2
* Use an irq_enable_hazard hazard barrier in unmask_mips_irq. ThisRalf Baechle2005-10-291-0/+2
* Convert struct hw_interrupt_type initializations to ISO C99 namedRalf Baechle2005-10-291-8/+7
* Mask and ack CPU interrupts upon initialization. Keep the stateMaciej W. Rozycki2005-10-291-1/+6
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-161-0/+118
OpenPOWER on IntegriCloud