summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h
Commit message (Expand)AuthorAgeFilesLines
* MIPS: BCM63xx: Remove !RUNTIME_DETECT code for bcmcpu_get_idJonas Gorski2014-07-301-85/+35
* MIPS: BCM63xx: Remove !RUNTIME_DETECT code from register setsJonas Gorski2014-07-301-78/+0
* MIPS: BCM63XX: add HSSPI IRQ and register offsetsJonas Gorski2014-01-221-0/+18
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2013-07-131-0/+112
|\
| * MIPS: BCM63xx: Enable second core SMP on BCM6328 if availableJonas Gorski2013-07-011-0/+2
| * MIPS: BCM63XX: add support for BCM3368 Cable ModemFlorian Fainelli2013-07-011-0/+110
* | bcm63xx_enet: add support Broadcom BCM6345 EthernetFlorian Fainelli2013-06-131-1/+2
* | bcm63xx_enet: split DMA channel register accessesMaxime Bizon2013-06-101-1/+3
|/
* MIPS: BCM63XX: add basic BCM6362 supportJonas Gorski2013-05-081-0/+139
* MIPS: BCM63XX: fix revision ID widthJonas Gorski2013-05-081-1/+1
* MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-1/+1
* Merge branch 'master' of git://dev.phrozen.org/mips-next into mips-for-linux-...Ralf Baechle2012-10-051-4/+4
|\
| * MIPS: BCM63XX: remove bogus ENETSW_TXDMA interrupts from BCM6328Jonas Gorski2012-08-241-4/+4
* | MIPS: BCM63XX: Add register and IRQ definitions for USB 2.0 deviceKevin Cernekee2012-08-301-1/+74
* | MIPS: BCM63XX: Fix USB IRQ definitions for 6328Kevin Cernekee2012-08-301-2/+2
* | MIPS: BCM63XX: Add register definitions for USBD dependenciesKevin Cernekee2012-08-301-3/+3
|/
* MIPS: BCM63XX: Add PCIe Support for BCM6328Jonas Gorski2012-07-241-0/+9
* MIPS: BCM63XX: Add basic BCM6328 supportJonas Gorski2012-07-241-1/+110
* MIPS: BCM63XX: add RNG peripheral definitionsFlorian Fainelli2012-07-241-0/+9
* MIPS: BCM63xx: Remove SPI2 registerFlorian Fainelli2012-07-231-9/+1
* MIPS: BCM63xx: Define SPI register sizes.Florian Fainelli2012-07-231-0/+4
* MIPS: BCM63xx: Define BCM6358 SPI base addressFlorian Fainelli2012-07-231-1/+1
* MIPS: BCM63xx: Add IRQ_SPI and CPU specific SPI IRQ valuesFlorian Fainelli2012-07-231-0/+7
* MIPS: BCM63xx: Remove BCM6345 hacks to read base boot addressFlorian Fainelli2011-12-071-1/+1
* MIPS: BCM63XX: Add support for bcm6368 CPU.Maxime Bizon2011-12-071-0/+99
* MIPS: BCM63XX: Add more register sets & missing register definitions.Maxime Bizon2011-12-071-2/+183
* MIPS: BCM63XX: Cleanup cpu registers.Maxime Bizon2011-12-071-212/+99
* MIPS: BCM63xx: Add support for second uart.Maxime Bizon2010-04-121-0/+15
* MIPS: BCM63xx: Add support for the Broadcom BCM63xx family of SOCs.Maxime Bizon2009-09-171-0/+538
OpenPOWER on IntegriCloud