summaryrefslogtreecommitdiffstats
path: root/target-mips/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl2011-08-071-1/+1
* exec.h cleanupBlue Swirl2011-07-301-0/+2
* Fix unassigned memory access handlingBlue Swirl2011-07-201-2/+2
* Move cpu_has_work and cpu_pc_from_tb to cpu.hBlue Swirl2011-06-261-0/+24
* Fix trivial "endianness bugs"Stefan Weil2011-04-031-1/+1
* target-mips: fix host CPU consumption when guest is idleAurelien Jarno2010-12-271-0/+8
* target-xxx: Use fprintf_function (format checking)Stefan Weil2010-10-301-1/+2
* mips: Add support for VInt and VEIC irq modesEdgar E. Iglesias2010-08-061-0/+23
* mips: more fixes to the MIPS interrupt glue logicAurelien Jarno2010-07-251-0/+3
* mips: Correct MIPS interrupt glue logic for icountEdgar E. Iglesias2010-07-241-3/+0
* remove exec-all.h inclusion from cpu.hPaolo Bonzini2010-07-031-1/+0
* move cpu_pc_from_tb to target-*/exec.hPaolo Bonzini2010-07-031-7/+0
* target-mips: add microMIPS exception handler supportNathan Froyd2010-06-091-0/+1
* Target specific usermode cleanupPaul Brook2010-03-121-1/+10
* target-mips: don't call cpu_loop_exit() from helper.cAurelien Jarno2010-02-061-2/+2
* target-mips: add new HFLAGs for JALX and 16/32-bit delay slotsNathan Froyd2009-12-131-19/+28
* target-mips: add a function to do virtual -> physical translationsAurelien Jarno2009-11-301-0/+2
* target-mips: fix physical address type in MMU functionsAurelien Jarno2009-11-221-4/+4
* target-mips: make CP0_LLAddr register CPU dependentAurelien Jarno2009-11-221-0/+2
* target-mips: rename CP0_LLAddr into lladdrAurelien Jarno2009-11-221-1/+1
* mips: fix cpu_reset memory leakBlue Swirl2009-11-141-2/+3
* Revert "Get rid of _t suffix"Anthony Liguori2009-10-011-8/+9
* Get rid of _t suffixmalc2009-10-011-9/+8
* cleanup cpu-exec.c, part 0/N: consolidate handle_cpu_signalNathan Froyd2009-08-241-0/+1
* rename WORDS_BIGENDIAN to HOST_WORDS_BIGENDIANJuan Quintela2009-07-271-1/+1
* change HOST_SOLARIS to CONFIG_SOLARIS{_VERSION}Juan Quintela2009-07-271-1/+1
* MIPS atomic instructionsPaul Brook2009-07-091-0/+5
* MIPS usermode TLS registerPaul Brook2009-07-091-0/+5
* target-mips: optimize gen_compute_branch()aurel322009-03-291-1/+1
* target-mips: rename helpers from do_ to helper_aurel322009-03-081-8/+8
* The _exit syscall is used for both thread termination in NPTL applications,pbrook2009-03-071-1/+2
* Fix remaining compiler warnings for mips targets.ths2008-12-201-1/+18
* Refactor translation block CPU state handling (Jan Kiszka)aliguori2008-11-181-0/+8
* Convert CPU_PC_FROM_TB to static inline (Jan Kiszka)aliguori2008-11-181-5/+7
* target-mips: optimize gen_op_addr_add() (2/2)aurel322008-11-111-6/+7
* Show size for unassigned accesses (Robert Reif)blueswir12008-10-061-1/+1
* Move the active FPU registers into env again, and use more TCG registersths2008-09-181-4/+7
* Less hardcoding of TARGET_USER_ONLY.ths2008-07-231-8/+1
* Use temporary registers for the MIPS FPU emulation.ths2008-07-091-7/+1
* Move interrupt_request and user_mode_only to common cpu state.pbrook2008-07-011-2/+0
* Move CPU save/load registration to common code.pbrook2008-06-301-0/+2
* Add instruction counter.pbrook2008-06-291-0/+6
* More efficient target register / TC accesses.ths2008-06-271-37/+40
* Remove remaining uses of T0 in the MIPS target.ths2008-06-241-3/+0
* T1 is now dead.ths2008-06-241-1/+0
* Move FP TNs to cpu env.ths2008-06-111-5/+6
* Fix typo.pbrook2008-05-301-1/+1
* Move clone() register setup to target specific code. Handle fork-like clone.pbrook2008-05-301-0/+10
* Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard2008-05-291-2/+0
* moved halted field to CPU_COMMONbellard2008-05-281-2/+0
OpenPOWER on IntegriCloud