summaryrefslogtreecommitdiffstats
path: root/cpu-exec.c
Commit message (Expand)AuthorAgeFilesLines
* target-i386: SVM: acknowledge interrupt only after it is takenaurel322008-12-131-1/+1
* target-ppc: rework exception codeaurel322008-12-111-1/+1
* Attached patch make cpu-exec.c compile on NetBSD.blueswir12008-12-051-4/+19
* Use sys-queue.h for break/watchpoint managment (Jan Kiszka)aliguori2008-11-251-1/+1
* target-ppc: convert exceptions generation to TCGaurel322008-11-221-1/+1
* Add debug exception hook (Jan Kiszka)aliguori2008-11-181-0/+13
* Introduce BP_WATCHPOINT_HIT flag (Jan Kiszka)aliguori2008-11-181-0/+11
* Refactor translation block CPU state handling (Jan Kiszka)aliguori2008-11-181-61/+2
* Convert CPU_PC_FROM_TB to static inline (Jan Kiszka)aliguori2008-11-181-2/+2
* TCG variable type checking.pbrook2008-11-171-3/+3
* KVM: simplify kvm_cpu_exec hookaliguori2008-11-101-10/+2
* Fix interrupt exclusion via SSTEP_NOIRQmalc2008-11-061-2/+8
* Remove unused reg_T2 definitionaurel322008-11-061-4/+0
* Add KVM support to QEMUaliguori2008-11-051-0/+14
* Add safety net against potential infinite loopmalc2008-11-041-0/+8
* Preliminary BSD user emulator supportblueswir12008-10-261-0/+16
* CRIS: Fix brk 8 and add S-flag emulation.edgar_igl2008-10-071-1/+1
* SH4: Privilege check for instructionsaurel322008-09-151-1/+4
* Support for address maskingblueswir12008-07-171-2/+3
* Fix r4641 (invalid token "=<" in a preprocessor expression)blueswir12008-07-081-1/+1
* Convert remaining __builtin_expect to likely/unlikely, by Jan Kiszka.ths2008-07-031-3/+3
* Spelling fixes, spotted by Stuart Brady.ths2008-06-301-1/+1
* Add instruction counter.pbrook2008-06-291-30/+63
* More efficient target register / TC accesses.ths2008-06-271-1/+1
* CRIS: Emulate NMIs.edgar_igl2008-06-091-1/+9
* Multithreaded locking fixes.pbrook2008-06-071-14/+11
* CRIS: Add the P flag to the tb dependent flags.edgar_igl2008-06-061-1/+1
* reworked SVM interrupt handling logic - fixed vmrun EIP saved value - reworke...bellard2008-06-041-44/+45
* Restore ARM signal handler compilation on glibc < 2.5 (Blue Swirl).balrog2008-06-021-0/+4
* Remove unused (for now) reg_REGWPTR (original patch by Glauber Costa)blueswir12008-05-291-13/+0
* SVM reworkbellard2008-05-281-1/+0
* removed unused codebellard2008-05-271-7/+0
* CRIS: Re-add the X flag to the tb flags, it allows for better code generation...edgar_igl2008-05-271-1/+1
* Move non-op functions from op_helper.c to helper.c and vice versa.blueswir12008-05-271-2/+3
* Fix Sparc32 compilation broken by r4484blueswir12008-05-191-1/+1
* Fix Sparc64 host signal handlingblueswir12008-05-181-5/+10
* Improved workaround for the annoying glibc global register mangling bugblueswir12008-05-171-47/+11
* Always process real timers regardless of singlestep mode (Jason Wessel).edgar_igl2008-05-151-1/+1
* Fix compilation on Sparc host, implement ld and stblueswir12008-05-141-5/+0
* CRIS: Improve TLB management and handle delayslots at page boundaries.edgar_igl2008-05-131-0/+1
* use new helper namebellard2008-05-121-1/+1
* the double/triple fault handling was not tested in user mode.bellard2008-05-121-0/+2
* initial global prologue/epilogue implementationbellard2008-05-101-62/+3
* Fix compiler warnings in common filesblueswir12008-05-101-1/+1
* Debugger single step without interrupts (Jason Wessel).edgar_igl2008-05-091-1/+1
* CRIS: Remove X flag from tb flags.edgar_igl2008-05-071-1/+1
* Fix signal handler compilation on __arm__.balrog2008-05-061-1/+1
* Fix crash due to invalid env->current_tb (Adam Lackorzynski, Paul Brook, me)blueswir12008-05-041-24/+44
* CRIS: Reduce the number of tb dependent flags.edgar_igl2008-05-031-1/+1
* CRIS updates:edgar_igl2008-05-021-1/+1
OpenPOWER on IntegriCloud