summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arm.ld1
-rw-r--r--exec.c14
2 files changed, 14 insertions, 1 deletions
diff --git a/arm.ld b/arm.ld
index e216cbf..93285d6 100644
--- a/arm.ld
+++ b/arm.ld
@@ -63,6 +63,7 @@ SECTIONS
. = ALIGN(0x100000) + (. & (0x100000 - 1));
.data :
{
+ *(.gen_code)
*(.data)
*(.gnu.linkonce.d*)
CONSTRUCTORS
diff --git a/exec.c b/exec.c
index 5b43172..47f35e5 100644
--- a/exec.c
+++ b/exec.c
@@ -89,7 +89,19 @@ int nb_tbs;
/* any access to the tbs or the page table must use this lock */
spinlock_t tb_lock = SPIN_LOCK_UNLOCKED;
-uint8_t code_gen_prologue[1024] __attribute__((aligned (32)));
+#if defined(__arm__)
+/* The prologue must be reachable with a direct jump. ARM has a
+ limited branch range (possibly also PPC and SPARC?) so place it in a
+ section close to code segment. */
+#define code_gen_section \
+ __attribute__((__section__(".gen_code"))) \
+ __attribute__((aligned (32)))
+#else
+#define code_gen_section \
+ __attribute__((aligned (32)))
+#endif
+
+uint8_t code_gen_prologue[1024] code_gen_section;
uint8_t *code_gen_buffer;
unsigned long code_gen_buffer_size;
/* threshold to flush the translated code buffer */
OpenPOWER on IntegriCloud