summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorLeon Alrae <leon.alrae@imgtec.com>2016-03-15 09:59:33 +0000
committerTimothy Pearson <tpearson@raptorengineering.com>2019-11-29 20:01:33 -0600
commit51cd6f3da6d7ac4b9ecd4ab57ecf1de03d1fe0be (patch)
treeab7fbbf9dda2c32139f41c34b60745a9c5f093ac
parentefa102d016e673cc6a6fbd12d8bc942dcb9b50fa (diff)
downloadhqemu-51cd6f3da6d7ac4b9ecd4ab57ecf1de03d1fe0be.zip
hqemu-51cd6f3da6d7ac4b9ecd4ab57ecf1de03d1fe0be.tar.gz
hw/mips_malta: remove redundant irq and clock init
Global smp_cpus is never zero (even if user provides -smp 0), thus clocks and irqs are always initialized for each created CPU in the loop at the beginning of mips_malta_init. These two lines cause a leak of already allocated timer and irqs for the first CPU - remove them. Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
-rw-r--r--hw/mips/mips_malta.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/hw/mips/mips_malta.c b/hw/mips/mips_malta.c
index 609f6dc..60e8a8d 100644
--- a/hw/mips/mips_malta.c
+++ b/hw/mips/mips_malta.c
@@ -1135,10 +1135,6 @@ void mips_malta_init(MachineState *machine)
/* Board ID = 0x420 (Malta Board with CoreLV) */
stl_p(memory_region_get_ram_ptr(bios_copy) + 0x10, 0x00000420);
- /* Init internal devices */
- cpu_mips_irq_init_cpu(env);
- cpu_mips_clock_init(env);
-
/*
* We have a circular dependency problem: pci_bus depends on isa_irq,
* isa_irq is provided by i8259, i8259 depends on ISA, ISA depends
OpenPOWER on IntegriCloud