summaryrefslogtreecommitdiffstats
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* Revert "siemens/sitemp_g1p1: Make ACPI report the right mmconf region"Nico Huber2013-04-122-7/+0
* Persimmon/Fam14/SB800 DSDT: Split into common areasMike Loptien2013-04-111-0/+130
* siemens/sitemp_g1p1: Make ACPI report the right mmconf regionPatrick Georgi2013-04-102-0/+7
* AMD GX1: Remove useless copied header file `northbridge.h`Paul Menzel2013-04-042-7/+0
* sandybridge: enable ROM cachingAaron Durbin2013-04-031-0/+3
* sandybridge: add option to mark graphics memory write-combining.Aaron Durbin2013-03-292-1/+26
* haswell: add option to mark graphics memory write-combining.Aaron Durbin2013-03-292-1/+26
* x86: add new mtrr implementationAaron Durbin2013-03-291-14/+2
* resources: introduce reserved_ram_resource()Aaron Durbin2013-03-232-13/+16
* haswell: use dynamic cbmemAaron Durbin2013-03-222-2/+13
* coreboot: dynamic cbmem requirementAaron Durbin2013-03-221-15/+0
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-2238-39/+11
* haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie2013-03-211-9/+4
* haswell: Drop the device ID check in graphics init pathDuncan Laurie2013-03-211-16/+0
* haswell: add multipurpose SMM memory regionAaron Durbin2013-03-211-2/+2
* haswell: use s3_resume field in romstage_handoffAaron Durbin2013-03-211-12/+13
* haswell: cbmem_get_table_location() implementationAaron Durbin2013-03-211-4/+15
* haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie2013-03-201-5/+0
* AMD Fam15: Add SPD read functions to wrapper codeKimarie Hoot2013-03-194-0/+334
* haswell: move call site of save_mrc_data()Aaron Durbin2013-03-182-8/+3
* haswell: remove unused sys_info structureAaron Durbin2013-03-182-12/+0
* haswell: adjust CAR usageAaron Durbin2013-03-181-3/+16
* haswell: fix ACPI MCFG tableAaron Durbin2013-03-183-7/+5
* haswell: enable caching before SMM initializationAaron Durbin2013-03-181-10/+1
* haswell platforms: restructure romstage mainAaron Durbin2013-03-172-34/+5
* haswell: include TSEG region in cacheable memoryAaron Durbin2013-03-171-2/+24
* i945: Replace some two magic values by defined namesPatrick Georgi2013-03-171-4/+4
* haswell: don't add a 0-sized memory range resourceAaron Durbin2013-03-161-1/+2
* Google Link: Add remaining code to support native graphicsRonald G. Minnich2013-03-151-8/+39
* haswell: Fix BDSM and BGSM indicies in memory mapAaron Durbin2013-03-151-2/+2
* haswell: reserve default SMRAM spaceAaron Durbin2013-03-151-7/+33
* haswell: resource allocationAaron Durbin2013-03-152-191/+275
* haswell: more ULT/LP support and minor tweaksDuncan Laurie2013-03-141-0/+3
* haswell: Add VGA PCI ID mappingsAaron Durbin2013-03-141-8/+13
* haswell: Add ULT device IDsDuncan Laurie2013-03-142-6/+24
* graysreef: update platform informationAaron Durbin2013-03-141-4/+5
* haswell: remove explicit pcie config accessesAaron Durbin2013-03-142-102/+12
* haswell: add PCI id supportAaron Durbin2013-03-141-14/+2
* haswell: Remove logic to send dram init done to MEAaron Durbin2013-03-141-7/+1
* haswell: notes and updates.Aaron Durbin2013-03-141-15/+0
* haswell: align pei_data structure with intel-frameworkAaron Durbin2013-03-142-84/+6
* haswell: use #defines for constants in udelay.cAaron Durbin2013-03-141-7/+4
* haswell: Add LPT LP device IDs to platform reportDuncan Laurie2013-03-141-0/+4
* haswell: Update GPU power management setupDuncan Laurie2013-03-141-465/+29
* haswell: always use MMIO PCI config accessesAaron Durbin2013-03-143-3/+32
* haswell: Add initial support for Haswell platformsAaron Durbin2013-03-1422-0/+3940
* Add Intel Panther Point USB3 initializationMarc Jones2013-03-091-1/+11
* AMD Fam14: Add SPD read functions to wrapper codeMartin Roth2013-03-074-0/+272
* Intel e7505: provide get_top_of_ramKyösti Mälkki2013-03-072-0/+7
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-01320-320/+320
OpenPOWER on IntegriCloud