diff options
author | Ed Swierk <eswierk@arastra.com> | 2008-03-16 23:39:24 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2008-03-16 23:39:24 +0000 |
commit | 354e2d3dc1e1c670128114139350420d9c10b8cd (patch) | |
tree | 015a73e5bf54f65b4ef5d71a7550a60c8f09bb72 /targets | |
parent | a9faea8977cae2c1c55b83b214aee6845de1c885 (diff) | |
download | coreboot-staging-354e2d3dc1e1c670128114139350420d9c10b8cd.zip coreboot-staging-354e2d3dc1e1c670128114139350420d9c10b8cd.tar.gz |
This patch implements support for the Intel 3100 Development Kit
mainboard, aka "Mt. Arvon".
Signed-off-by: Ed Swierk <eswierk@arastra.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3159 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'targets')
-rw-r--r-- | targets/intel/mtarvon/Config.lb | 40 |
1 files changed, 40 insertions, 0 deletions
diff --git a/targets/intel/mtarvon/Config.lb b/targets/intel/mtarvon/Config.lb new file mode 100644 index 0000000..432bf6a --- /dev/null +++ b/targets/intel/mtarvon/Config.lb @@ -0,0 +1,40 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2008 Arastra, Inc. +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License version 2 as +## published by the Free Software Foundation. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +target mtarvon +mainboard intel/mtarvon + +## ROM_SIZE is the total number of bytes allocated for coreboot use +## (normal AND fallback images and payloads). +option ROM_SIZE = 2 * 1024 * 1024 + +## ROM_IMAGE_SIZE is the maximum number of bytes allowed for a coreboot image, +## not including any payload. +option ROM_IMAGE_SIZE = 128 * 1024 + +## FALLBACK_SIZE is the amount of the ROM the complete fallback image +## (including payload) will use +option FALLBACK_SIZE = ROM_SIZE + +romimage "fallback" + option USE_FALLBACK_IMAGE=1 + payload /tmp/filo.elf +end + +buildrom ./coreboot.rom ROM_SIZE "fallback" |