diff options
author | Stefan Reinauer <stepan@coresystems.de> | 2008-10-29 04:46:52 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2008-10-29 04:46:52 +0000 |
commit | debb11fc1fe5f5560015ab9905f1ccc2e08c73e0 (patch) | |
tree | 9160cd3787a3213a38f5e9b9942360bcaf753f1a /src/southbridge/intel/i82801gx/cmos_failover.c | |
parent | b70d1993a432af2a026c4cad0fa3dd3c5eca1ef7 (diff) | |
download | coreboot-staging-debb11fc1fe5f5560015ab9905f1ccc2e08c73e0.zip coreboot-staging-debb11fc1fe5f5560015ab9905f1ccc2e08c73e0.tar.gz |
Support for the Intel ICH7 southbridge.
This includes an early SMI handler.
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3701 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/intel/i82801gx/cmos_failover.c')
-rw-r--r-- | src/southbridge/intel/i82801gx/cmos_failover.c | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801gx/cmos_failover.c b/src/southbridge/intel/i82801gx/cmos_failover.c new file mode 100644 index 0000000..ec5ec6a --- /dev/null +++ b/src/southbridge/intel/i82801gx/cmos_failover.c @@ -0,0 +1,35 @@ +/* + * This file is part of the coreboot project. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include "i82801gx.h" + +#define RTC_FAILED (1 <<2) +#define GEN_PMCON_3 0xa4 + +static void check_cmos_failed(void) +{ + u8 byte; + byte = pci_read_config8(PCI_DEV(0, 0x1f, 0), GEN_PMCON_3); + if (byte & RTC_FAILED) { + // clear bit 1 and bit 2 + byte = cmos_read(RTC_BOOT_BYTE); + byte &= 0x0c; + byte |= MAX_REBOOT_CNT << 4; + cmos_write(byte, RTC_BOOT_BYTE); + } +} |