summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--flashrom.8.tmpl3
-rw-r--r--rayer_spi.c8
2 files changed, 10 insertions, 1 deletions
diff --git a/flashrom.8.tmpl b/flashrom.8.tmpl
index 9d8fcc3..cb77e46 100644
--- a/flashrom.8.tmpl
+++ b/flashrom.8.tmpl
@@ -899,7 +899,8 @@ syntax where
.B model
can be
.BR rayer " for the RayeR cable, " byteblastermv " for the Altera ByteBlasterMV, " stk200 " for the Atmel \
-STK200/300, " wiggler " for the Macraigor Wiggler, or " xilinx " for the Xilinx Parallel Cable III (DLC 5)."
+STK200/300, " wiggler " for the Macraigor Wiggler, " xilinx " for the Xilinx Parallel Cable III (DLC 5), or" \
+" spi_tt" " for SPI Tiny Tools-compatible hardware.
.sp
More information about the RayeR hardware is available at
.nh
diff --git a/rayer_spi.c b/rayer_spi.c
index 4f1eee4..3656d26 100644
--- a/rayer_spi.c
+++ b/rayer_spi.c
@@ -106,12 +106,20 @@ static const struct rayer_pinout wiggler_lpt = {
.miso_bit = 7,
};
+static const struct rayer_pinout spi_tt = {
+ .cs_bit = 2,
+ .sck_bit = 0,
+ .mosi_bit = 4,
+ .miso_bit = 7,
+};
+
static const struct rayer_programmer rayer_spi_types[] = {
{"rayer", NT, "RayeR SPIPGM", &rayer_spipgm},
{"xilinx", NT, "Xilinx Parallel Cable III (DLC 5)", &xilinx_dlc5},
{"byteblastermv", OK, "Altera ByteBlasterMV", &altera_byteblastermv},
{"stk200", NT, "Atmel STK200/300 adapter", &atmel_stk200},
{"wiggler", OK, "Wiggler LPT", &wiggler_lpt},
+ {"spi_tt", NT, "SPI Tiny Tools (SPI_TT LPT)", &spi_tt},
{0},
};
OpenPOWER on IntegriCloud