summaryrefslogtreecommitdiffstats
path: root/programmer.h
diff options
context:
space:
mode:
authorCarl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>2011-02-15 22:44:27 +0000
committerCarl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>2011-02-15 22:44:27 +0000
commit8a19ef1f6724bd6dfd19a8c7d5ff521bc62e5632 (patch)
tree0a7cc883e6a343e3e8f4a4652e39913862829f75 /programmer.h
parentc753e5bbf9805ea2ec703e5013705a438747f223 (diff)
downloadast2050-flashrom-8a19ef1f6724bd6dfd19a8c7d5ff521bc62e5632.zip
ast2050-flashrom-8a19ef1f6724bd6dfd19a8c7d5ff521bc62e5632.tar.gz
Support 64-bit MEM BARs wherever possible
Add more sanity checks for BARs and abort if resources are unreachable. Undecoded resources are reported, but flashrom will proceed anyway just in case the BIOS screwed up the configuration. (The empty CardBus handler is intentional, according to the spec no BARs in PCI config space are used by CardBus.) Found while working on a driver for the Angelbird PCIe-based SSD which has 64-bit capable MEM BARs. Corresponding to flashrom svn r1261. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'programmer.h')
-rw-r--r--programmer.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/programmer.h b/programmer.h
index 1f5fa25..da49096 100644
--- a/programmer.h
+++ b/programmer.h
@@ -219,8 +219,8 @@ struct pcidev_status {
const char *vendor_name;
const char *device_name;
};
-uint32_t pcidev_validate(struct pci_dev *dev, uint32_t bar, const struct pcidev_status *devs);
-uint32_t pcidev_init(uint16_t vendor_id, uint32_t bar, const struct pcidev_status *devs);
+uintptr_t pcidev_validate(struct pci_dev *dev, int bar, const struct pcidev_status *devs);
+uintptr_t pcidev_init(uint16_t vendor_id, int bar, const struct pcidev_status *devs);
/* rpci_write_* are reversible writes. The original PCI config space register
* contents will be restored on shutdown.
*/
OpenPOWER on IntegriCloud