summaryrefslogtreecommitdiffstats
path: root/chipset_enable.c
diff options
context:
space:
mode:
authorMaciej Pijanka <maciej.pijanka@gmail.com>2009-12-08 17:26:24 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-12-08 17:26:24 +0000
commita661e15d5290833cea1af60b66659e70cd73a907 (patch)
treeefa739458c35daf92782150082e2045f198bb0db /chipset_enable.c
parent96f88fbcb6e5a26c177a8d9445fe36826051f5e8 (diff)
downloadast2050-flashrom-a661e15d5290833cea1af60b66659e70cd73a907.zip
ast2050-flashrom-a661e15d5290833cea1af60b66659e70cd73a907.tar.gz
Intel PIIX* chipsets only support parallel flash (no LPC/FWH/SPI)
Corresponding to flashrom svn r793. Signed-off-by: Maciej Pijanka <maciej.pijanka@gmail.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r--chipset_enable.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index 3be7763..3c353d5 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -270,6 +270,8 @@ static int enable_flash_piix4(struct pci_dev *dev, const char *name)
uint16_t old, new;
uint16_t xbcs = 0x4e; /* X-Bus Chip Select register. */
+ buses_supported = CHIP_BUSTYPE_PARALLEL;
+
old = pci_read_word(dev, xbcs);
/* Set bit 9: 1-Meg Extended BIOS Enable (PCI master accesses to
OpenPOWER on IntegriCloud