summaryrefslogtreecommitdiffstats
path: root/chipset_enable.c
diff options
context:
space:
mode:
authorBari Ari <bari@onelabs.com>2008-04-29 13:46:38 +0000
committerStefan Reinauer <stefan.reinauer@coreboot.org>2008-04-29 13:46:38 +0000
commit9477c4eca5db12ebed4636547d00a237f3ad2b84 (patch)
tree7a2752872b387f520386d31cea86085650df6f55 /chipset_enable.c
parenta7b3551bbc25219671706067a9061bf07ee1eebd (diff)
downloadast2050-flashrom-9477c4eca5db12ebed4636547d00a237f3ad2b84.zip
ast2050-flashrom-9477c4eca5db12ebed4636547d00a237f3ad2b84.tar.gz
Enable ROM decode range to 1MB for vt8237r
Corresponding to flashrom svn r220 and coreboot v2 svn r3275. Signed-off-by: Bari Ari <bari@onelabs.com> Acked-by: Stefan Reinauer <stepan@coresystems.de>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r--chipset_enable.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index 436036e..77a132a 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -234,6 +234,9 @@ static int enable_flash_vt823x(struct pci_dev *dev, const char *name)
{
uint8_t val;
+ /* enable ROM decode range (1MB) FFC00000 - FFFFFFFF*/
+ pci_write_byte(dev, 0x41, 0x7f);
+
/* ROM write enable */
val = pci_read_byte(dev, 0x40);
val |= 0x10;
OpenPOWER on IntegriCloud