summaryrefslogtreecommitdiffstats
path: root/board_enable.c
diff options
context:
space:
mode:
authorNikolay Petukhov <nikolay.petukhov@gmail.com>2008-05-17 01:08:58 +0000
committerPeter Stuge <peter@stuge.se>2008-05-17 01:08:58 +0000
commit4784c47a882247c107ba2e1c3c63e71b7d78e844 (patch)
treefb7ab264b5a252ffee6aec466827c2e1da8ff22f /board_enable.c
parentfc52409252eb3f6f05547cf28b0e44793a39a6a4 (diff)
downloadast2050-flashrom-4784c47a882247c107ba2e1c3c63e71b7d78e844.zip
ast2050-flashrom-4784c47a882247c107ba2e1c3c63e71b7d78e844.tar.gz
Support Pm49FL004/2 Block Locking Registers
The PMC chips understand both LPC and FWH flash commands. When in FWH mode (MSR_DIVIL_BALL_OPT(0x51400015) = 0x00000f7d on 5536 boards) the Block Locking Registers by default lock the flash chip for write and erase - in addition to any chipset write protection. This patch adds unlock operations before Pm49FL004/2 write and erase, and it includes an svn mv pm49fl004.c pm49fl00x.c Thanks go to Nikolay for this patch. Corresponding to flashrom svn r243 and coreboot v2 svn r3332. Signed-off-by: Nikolay Petukhov <nikolay.petukhov@gmail.com> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Bari Ari <bari@onelabs.com>
Diffstat (limited to 'board_enable.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud