summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAndreas Thienemann <andreas@bawue.net>2008-07-06 17:35:30 +0000
committerPeter Stuge <peter@stuge.se>2008-07-06 17:35:30 +0000
commite707d6449699c1c67bdd4d5bc8cd4e34bb01b0ef (patch)
tree21357aac24eee6c74831fbab48646e4e3b614123
parent7f27464c8a39c07ba5fcff07b120db9a06efa053 (diff)
downloadast2050-flashrom-e707d6449699c1c67bdd4d5bc8cd4e34bb01b0ef.zip
ast2050-flashrom-e707d6449699c1c67bdd4d5bc8cd4e34bb01b0ef.tar.gz
Add AMIC A29002
This patch adds support to the AMIC A29002 chip in its top and bottom configuration to flashrom. Additionally, the alphabetic order of the AMIC chips was fixed. The datasheet is at <http://www.amictechnology.com/pdf/A29002.pdf>. A29002T PREW functionality was tested and works. This flash chip has asymmetric sector layout so it is important to use the mx29f002 driver, which does chip erase before writing, rather than am29f040b, which uses sector erase. Corresponding to flashrom svn r299 and coreboot v2 svn r3415. Signed-off-by: Andreas Thienemann <andreas@bawue.net> Acked-by: Peter Stuge <peter@stuge.se>
-rw-r--r--flash.h1
-rw-r--r--flashchips.c4
2 files changed, 3 insertions, 2 deletions
diff --git a/flash.h b/flash.h
index edd507f..6910921 100644
--- a/flash.h
+++ b/flash.h
@@ -119,7 +119,6 @@ extern struct flashchip flashchips[];
#define AMIC_ID 0x7F37 /* AMIC */
#define AMIC_ID_NOPREFIX 0x37 /* AMIC */
#define AMIC_A25L40P 0x2013
-#define AMIC_A29040B 0x86
#define AMIC_A49LF040A 0x9d
#define ASD_ID 0x25 /* ASD, not listed in JEP106W */
diff --git a/flashchips.c b/flashchips.c
index 389a309..2845a02 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -42,8 +42,10 @@ struct flashchip flashchips[] = {
{"Atmel", "AT49F002(N)T", ATMEL_ID, AT_49F002NT, 256, 256, TEST_UNTESTED, probe_jedec, erase_chip_jedec, write_jedec},
{"Atmel", "AT25DF321", ATMEL_ID, AT_25DF321, 4096, 256, TEST_OK_PREW, probe_spi_rdid, spi_chip_erase_c7, spi_chip_write, spi_chip_read},
{"AMIC", "A25L40P", AMIC_ID, AMIC_A25L40P, 512, 256, TEST_OK_PREW, probe_spi_rdid4, spi_chip_erase_c7, spi_chip_write, spi_chip_read},
+ {"AMIC", "A29002B", 0x37, 0x0d, 256, 64 * 1024, TEST_UNTESTED, probe_29f002, erase_29f002, write_29f002},
+ {"AMIC", "A29002T", 0x37, 0x8c, 256, 64 * 1024, TEST_OK_PREW, probe_29f002, erase_29f002, write_29f002},
+ {"AMIC", "A29040B", 0x37, 0x86, 512, 64 * 1024, TEST_OK_PR, probe_29f040b, erase_29f040b, write_29f040b},
{"AMIC", "A49LF040A", AMIC_ID_NOPREFIX, AMIC_A49LF040A, 512, 64 * 1024, TEST_OK_PREW, probe_49fl00x, erase_49fl00x, write_49fl00x},
- {"AMIC", "A29040B", AMIC_ID_NOPREFIX, AMIC_A29040B, 512, 64 * 1024, TEST_OK_PR, probe_29f040b, erase_29f040b, write_29f040b},
{"EMST", "F49B002UA", EMST_ID, EMST_F49B002UA, 256, 4096, TEST_UNTESTED, probe_jedec, erase_chip_jedec, write_49f002},
{"EON", "EN29F002(A)(N)B", EON_ID, EN_29F002B, 256, 256, TEST_UNTESTED, probe_jedec, erase_chip_jedec, write_jedec},
{"EON", "EN29F002(A)(N)T", EON_ID, EN_29F002T, 256, 256, TEST_UNTESTED, probe_jedec, erase_chip_jedec, write_jedec},
OpenPOWER on IntegriCloud