1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
|
/* $FreeBSD$ */
/* $NetBSD: locore.S,v 1.24 2000/05/31 05:09:17 thorpej Exp $ */
/*
* Copyright (C) 2001 Benno Rice
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* Copyright (C) 1995, 1996 Wolfgang Solfrank.
* Copyright (C) 1995, 1996 TooLs GmbH.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by TooLs GmbH.
* 4. The name of TooLs GmbH may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include "opt_ddb.h"
#include "opt_ipkdb.h"
#include "assym.s"
#include <sys/syscall.h>
#include <machine/trap.h>
#include <machine/param.h>
#include <machine/sr.h>
#include <machine/psl.h>
#include <machine/asm.h>
/*
* Some instructions gas doesn't understand (yet?)
*/
#define bdneq bdnzf 2,
/*
* Globals
*/
.data
GLOBAL(tmpstk)
.space 8208
GLOBAL(esym)
.long 0 /* end of symbol table */
GLOBAL(proc0paddr)
.long 0 /* proc0 p_addr */
GLOBAL(PTmap)
.long 0 /* PTmap */
GLOBAL(decrnest)
.long 0
GLOBAL(intrnames)
.asciz "irq0", "irq1", "irq2", "irq3"
.asciz "irq4", "irq5", "irq6", "irq7"
.asciz "irq8", "irq9", "irq10", "irq11"
.asciz "irq12", "irq13", "irq14", "irq15"
.asciz "irq16", "irq17", "irq18", "irq19"
.asciz "irq20", "irq21", "irq22", "irq23"
.asciz "irq24", "irq25", "irq26", "irq27"
.asciz "irq28", "irq29", "irq30", "irq31"
.asciz "irq32", "irq33", "irq34", "irq35"
.asciz "irq36", "irq37", "irq38", "irq39"
.asciz "irq40", "irq41", "irq42", "irq43"
.asciz "irq44", "irq45", "irq46", "irq47"
.asciz "irq48", "irq49", "irq50", "irq51"
.asciz "irq52", "irq53", "irq54", "irq55"
.asciz "irq56", "irq57", "irq58", "irq59"
.asciz "irq60", "irq61", "irq62", "irq63"
.asciz "clock", "softclock", "softnet", "softserial"
GLOBAL(eintrnames)
.align 4
GLOBAL(intrcnt)
.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.long 0,0,0,0
GLOBAL(eintrcnt)
GLOBAL(ofmsr)
.long 0 /* msr used in Open Firmware */
GLOBAL(powersave)
.long 0
/*
* File-scope for locore.S
*/
idle_u:
.long 0 /* fake uarea during idle after exit */
openfirmware_entry:
.long 0 /* openfirmware entry point */
srsave:
.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/*
* This symbol is here for the benefit of kvm_mkdb, and is supposed to
* mark the start of kernel text.
*/
.text
.globl kernel_text
kernel_text:
/*
* Startup entry. Note, this must be the first thing in the text
* segment!
*/
.text
.globl __start
__start:
#ifdef FIRMWORKSBUGS
mfmsr 0
andi. 0,0,PSL_IR|PSL_DR
beq 1f
bl ofwr_init
1:
#endif
li 8,0
li 9,0x100
mtctr 9
1:
dcbf 0,8
icbi 0,8
addi 8,8,0x20
bdnz 1b
sync
isync
mtibatu 0,0
mtibatu 1,0
mtibatu 2,0
mtibatu 3,0
mtdbatu 0,0
mtdbatu 1,0
mtdbatu 2,0
mtdbatu 3,0
li 9,0x12
mtibatl 0,9
mtdbatl 0,9
li 9,0x1ffe
mtibatu 0,9
mtdbatu 0,9
isync
lis 8,openfirmware_entry@ha
stw 5,openfirmware_entry@l(8) /* save client interface handler */
mr 3,5
lis 1,tmpstk@ha
addi 1,1,tmpstk@l
addi 1,1,8192
mfmsr 0
lis 9,ofmsr@ha
stw 0,ofmsr@l(9)
bl OF_init
lis 4,end@ha
addi 4,4,end@l
mr 5,4
li 9,PAGE_MASK
add 4,4,9
andc 4,4,9
lis 9,OF_buf@ha
stw 4,OF_buf@l(9)
addi 4,4,PAGE_SIZE
lis 9,proc0paddr@ha
stw 4,proc0paddr@l(9)
addi 4,4,USPACE-FRAMELEN
mr 1,4
xor 0,0,0
stwu 0,-16(1)
lis 3,kernel_text@ha
addi 3,3,kernel_text@l
#if 0
mr 5,6
#endif
bl powerpc_init
bl mi_startup
b OF_exit
#if 0 /* XXX: We may switch back to this in the future. */
/*
* OpenFirmware entry point
*/
ENTRY(openfirmware)
mflr 0 /* save return address */
stw 0,4(1)
stwu 1,-16(1) /* setup stack frame */
mfmsr 4 /* save msr */
stw 4,8(1)
lis 4,openfirmware_entry@ha /* get firmware entry point */
lwz 4,openfirmware_entry@l(4)
mtlr 4
li 0,0 /* clear battable translations */
mtdbatu 2,0
mtdbatu 3,0
mtibatu 2,0
mtibatu 3,0
lis 4,ofmsr@ha /* Open Firmware msr */
lwz 4,ofmsr@l(4)
mtmsr 4
isync
lis 4,srsave@ha /* save old SR */
addi 4,4,srsave@l
li 5,0
1: mfsrin 0,5
stw 0,0(4)
addi 4,4,4
addis 5,5,0x10000000@h
cmpwi 5,0
bne 1b
lis 4,ofw_pmap@ha /* load OFW SR */
addi 4,4,ofw_pmap@l
lwz 0,PM_KERNELSR(4)
cmpwi 0,0 /* pm_sr[KERNEL_SR] == 0? */
beq 2f /* then skip (not initialized yet) */
li 5,0
1: lwz 0,0(4)
mtsrin 0,5
addi 4,4,4
addis 5,5,0x10000000@h
cmpwi 5,0
bne 1b
2:
blrl /* call Open Firmware */
mfmsr 4
li 5,PSL_IR|PSL_DR
andc 4,4,5
mtmsr 4
isync
lis 4,srsave@ha /* restore saved SR */
addi 4,4,srsave@l
li 5,0
1: lwz 0,0(4)
mtsrin 0,5
addi 4,4,4
addis 5,5,0x10000000@h
cmpwi 5,0
bne 1b
lwz 4,8(1) /* restore msr */
mtmsr 4
isync
lwz 1,0(1) /* and return */
lwz 0,4(1)
mtlr 0
blr
#endif
/*
* Switch to/from OpenFirmware real mode stack
*
* Note: has to be called as the very first thing in OpenFirmware interface
* routines.
* E.g.:
* int
* OF_xxx(arg1, arg2)
* type arg1, arg2;
* {
* static struct {
* char *name;
* int nargs;
* int nreturns;
* char *method;
* int arg1;
* int arg2;
* int ret;
* } args = {
* "xxx",
* 2,
* 1,
* };
*
* ofw_stack();
* args.arg1 = arg1;
* args.arg2 = arg2;
* if (openfirmware(&args) < 0)
* return -1;
* return args.ret;
* }
*/
.local firmstk
.comm firmstk,PAGE_SIZE,8
ENTRY(ofw_stack)
mfmsr 8 /* turn off interrupts */
andi. 0,8,~(PSL_EE|PSL_RI)@l
mtmsr 0
stw 8,4(1) /* abuse return address slot */
lwz 5,0(1) /* get length of stack frame */
subf 5,1,5
lis 7,firmstk+PAGE_SIZE-8@ha
addi 7,7,firmstk+PAGE_SIZE-8@l
lis 6,ofw_back@ha
addi 6,6,ofw_back@l
subf 4,5,7 /* make room for stack frame on
new stack */
stw 6,-4(7) /* setup return pointer */
stwu 1,-8(7)
stw 7,-8(4)
addi 3,1,8
addi 1,4,-8
subi 5,5,8
cmpw 3,4
beqlr
mr 0,5
addi 5,5,-1
cmpwi 0,0
beqlr
1: lwz 0,0(3)
stw 0,0(4)
addi 3,3,1
addi 4,4,1
mr 0,5
addi 5,5,-1
cmpwi 0,0
bne 1b
blr
ofw_back:
lwz 1,0(1) /* get callers original stack pointer */
lwz 0,4(1) /* get saved msr from abused slot */
mtmsr 0
lwz 1,0(1) /* return */
lwz 0,4(1)
mtlr 0
blr
/*
* Data used during primary/secondary traps/interrupts
*/
#define tempsave 0x2e0 /* primary save area for trap handling */
#define disisave 0x3e0 /* primary save area for dsi/isi traps */
#define INTSTK (8*1024) /* 8K interrupt stack */
.data
.align 4
intstk:
.space INTSTK /* interrupt stack */
GLOBAL(intr_depth)
.long -1 /* in-use marker */
#define SPILLSTK 1024 /* 1K spill stack */
.comm spillstk,SPILLSTK,8
/*
* This code gets copied to all the trap vectors
* (except ISI/DSI, ALI, the interrupts, and possibly the debugging
* traps when using IPKDB).
*/
.text
.globl trapcode,trapsize
trapcode:
mtsprg 1,1 /* save SP */
stmw 28,tempsave(0) /* free r28-r31 */
mflr 28 /* save LR */
mfcr 29 /* save CR */
/* Test whether we already had PR set */
mfsrr1 31
mtcr 31
bc 4,17,1f /* branch if PSL_PR is clear */
mfsprg 1,0
lwz 1,PC_CURPCB(1)
addi 1,1,USPACE /* stack is top of user struct */
1:
bla s_trap
trapsize = .-trapcode
/*
* For ALI: has to save DSISR and DAR
*/
.globl alitrap,alisize
alitrap:
mtsprg 1,1 /* save SP */
stmw 28,tempsave(0) /* free r28-r31 */
mfdar 30
mfdsisr 31
stmw 30,tempsave+16(0)
mflr 28 /* save LR */
mfcr 29 /* save CR */
/* Test whether we already had PR set */
mfsrr1 31
mtcr 31
bc 4,17,1f /* branch if PSL_PR is clear */
mfsprg 1,0
lwz 1,PC_CURPCB(1)
addi 1,1,USPACE /* stack is top of user struct */
1:
bla s_trap
alisize = .-alitrap
/*
* Similar to the above for DSI
* Has to handle BAT spills
* and standard pagetable spills
*/
.globl dsitrap,dsisize
dsitrap:
stmw 28,disisave(0) /* free r28-r31 */
mfcr 29 /* save CR */
mfxer 30 /* save XER */
mtsprg 2,30 /* in SPRG2 */
mfsrr1 31 /* test kernel mode */
mtcr 31
bc 12,17,1f /* branch if PSL_PR is set */
mfdar 31 /* get fault address */
rlwinm 31,31,7,25,28 /* get segment * 8 */
/* get batu */
addis 31,31,battable@ha
lwz 30,battable@l(31)
mtcr 30
bc 4,30,1f /* branch if supervisor valid is
false */
/* get batl */
lwz 31,battable+4@l(31)
/* We randomly use the highest two bat registers here */
mftb 28
andi. 28,28,1
bne 2f
mtdbatu 2,30
mtdbatl 2,31
b 3f
2:
mtdbatu 3,30
mtdbatl 3,31
3:
mfsprg 30,2 /* restore XER */
mtxer 30
mtcr 29 /* restore CR */
lmw 28,disisave(0) /* restore r28-r31 */
rfi /* return to trapped code */
1:
mflr 28 /* save LR */
bla s_dsitrap
dsisize = .-dsitrap
/*
* Similar to the above for ISI
*/
.globl isitrap,isisize
isitrap:
stmw 28,disisave(0) /* free r28-r31 */
mflr 28 /* save LR */
mfcr 29 /* save CR */
mfsrr1 31 /* test kernel mode */
mtcr 31
bc 12,17,1f /* branch if PSL_PR is set */
mfsrr0 31 /* get fault address */
rlwinm 31,31,7,25,28 /* get segment * 8 */
/* get batu */
addis 31,31,battable@ha
lwz 30,battable@l(31)
mtcr 30
bc 4,30,1f /* branch if supervisor valid is
false */
mtibatu 3,30
/* get batl */
lwz 30,battable+4@l(31)
mtibatl 3,30
mtcr 29 /* restore CR */
lmw 28,disisave(0) /* restore r28-r31 */
rfi /* return to trapped code */
1:
bla s_isitrap
isisize = .-isitrap
/*
* This one for the external interrupt handler.
*/
.globl extint,extsize
extint:
mtsprg 1,1 /* save SP */
stmw 28,tempsave(0) /* free r28-r31 */
mflr 28 /* save LR */
mfcr 29 /* save CR */
mfxer 30 /* save XER */
lis 1,intstk+INTSTK@ha /* get interrupt stack */
addi 1,1,intstk+INTSTK@l
lwz 31,0(1) /* were we already running on intstk? */
addic. 31,31,1
stw 31,0(1)
beq 1f
mfsprg 1,1 /* yes, get old SP */
1:
ba extintr
extsize = .-extint
/*
* And this one for the decrementer interrupt handler.
*/
.globl decrint,decrsize
decrint:
mtsprg 1,1 /* save SP */
stmw 28,tempsave(0) /* free r28-r31 */
lis 28,decrnest@ha
lwz 29,decrnest@l(28)
cmplwi 0,29,0
bne 2f
li 29,1
stw 29,decrnest@l(28)
mflr 28 /* save LR */
mfcr 29 /* save CR */
mfxer 30 /* save XER */
lis 1,intstk+INTSTK@ha /* get interrupt stack */
addi 1,1,intstk+INTSTK@l
lwz 31,0(1) /* were we already running on intstk? */
addic. 31,31,1
stw 31,0(1)
beq 1f
mfsprg 1,1 /* yes, get old SP */
1:
ba decrintr
2:
lmw 28,tempsave(0)
rfi
decrsize = .-decrint
/*
* Now the tlb software load for 603 processors:
* (Code essentially from the 603e User Manual, Chapter 5, but
* corrected a lot.)
*/
#define DMISS 976
#define DCMP 977
#define HASH1 978
#define HASH2 979
#define IMISS 980
#define ICMP 981
#define RPA 982
.globl tlbimiss,tlbimsize
tlbimiss:
mfspr 2,HASH1 /* get first pointer */
li 1,8
mfctr 0 /* save counter */
mfspr 3,ICMP /* get first compare value */
addi 2,2,-8 /* predec pointer */
1:
mtctr 1 /* load counter */
2:
lwzu 1,8(2) /* get next pte */
cmpl 0,1,3 /* see if found pte */
bdneq 2b /* loop if not eq */
bne 3f /* not found */
lwz 1,4(2) /* load tlb entry lower word */
andi. 3,1,8 /* check G-bit */
bne 4f /* if guarded, take ISI */
mtctr 0 /* restore counter */
mfspr 0,IMISS /* get the miss address for the tlbli */
mfsrr1 3 /* get the saved cr0 bits */
mtcrf 0x80,3 /* and restore */
ori 1,1,0x100 /* set the reference bit */
mtspr RPA,1 /* set the pte */
srwi 1,1,8 /* get byte 7 of pte */
tlbli 0 /* load the itlb */
stb 1,6(2) /* update page table */
rfi
3: /* not found in pteg */
andi. 1,3,0x40 /* have we already done second hash? */
bne 5f
mfspr 2,HASH2 /* get the second pointer */
ori 3,3,0x40 /* change the compare value */
li 1,8
addi 2,2,-8 /* predec pointer */
b 1b
4: /* guarded */
mfsrr1 3
andi. 2,3,0xffff /* clean upper srr1 */
oris 2,2,0x8000000@h /* set srr<4> to flag prot violation */
b 6f
5: /* not found anywhere */
mfsrr1 3
andi. 2,3,0xffff /* clean upper srr1 */
oris 2,2,0x40000000@h /* set srr1<1> to flag pte not found */
6:
mtctr 0 /* restore counter */
mtsrr1 2
mfmsr 0
xoris 0,0,0x20000@h /* flip the msr<tgpr> bit */
mtcrf 0x80,3 /* restore cr0 */
mtmsr 0 /* now with native gprs */
isync
ba EXC_ISI
tlbimsize = .-tlbimiss
.globl tlbdlmiss,tlbdlmsize
tlbdlmiss:
mfspr 2,HASH1 /* get first pointer */
li 1,8
mfctr 0 /* save counter */
mfspr 3,DCMP /* get first compare value */
addi 2,2,-8 /* predec pointer */
1:
mtctr 1 /* load counter */
2:
lwzu 1,8(2) /* get next pte */
cmpl 0,1,3 /* see if found pte */
bdneq 2b /* loop if not eq */
bne 3f /* not found */
lwz 1,4(2) /* load tlb entry lower word */
mtctr 0 /* restore counter */
mfspr 0,DMISS /* get the miss address for the tlbld */
mfsrr1 3 /* get the saved cr0 bits */
mtcrf 0x80,3 /* and restore */
ori 1,1,0x100 /* set the reference bit */
mtspr RPA,1 /* set the pte */
srwi 1,1,8 /* get byte 7 of pte */
tlbld 0 /* load the dtlb */
stb 1,6(2) /* update page table */
rfi
3: /* not found in pteg */
andi. 1,3,0x40 /* have we already done second hash? */
bne 5f
mfspr 2,HASH2 /* get the second pointer */
ori 3,3,0x40 /* change the compare value */
li 1,8
addi 2,2,-8 /* predec pointer */
b 1b
5: /* not found anywhere */
mfsrr1 3
lis 1,0x40000000@h /* set dsisr<1> to flag pte not found */
mtctr 0 /* restore counter */
andi. 2,3,0xffff /* clean upper srr1 */
mtsrr1 2
mtdsisr 1 /* load the dsisr */
mfspr 1,DMISS /* get the miss address */
mtdar 1 /* put in dar */
mfmsr 0
xoris 0,0,0x20000@h /* flip the msr<tgpr> bit */
mtcrf 0x80,3 /* restore cr0 */
mtmsr 0 /* now with native gprs */
isync
ba EXC_DSI
tlbdlmsize = .-tlbdlmiss
.globl tlbdsmiss,tlbdsmsize
tlbdsmiss:
mfspr 2,HASH1 /* get first pointer */
li 1,8
mfctr 0 /* save counter */
mfspr 3,DCMP /* get first compare value */
addi 2,2,-8 /* predec pointer */
1:
mtctr 1 /* load counter */
2:
lwzu 1,8(2) /* get next pte */
cmpl 0,1,3 /* see if found pte */
bdneq 2b /* loop if not eq */
bne 3f /* not found */
lwz 1,4(2) /* load tlb entry lower word */
andi. 3,1,0x80 /* check the C-bit */
beq 4f
5:
mtctr 0 /* restore counter */
mfspr 0,DMISS /* get the miss address for the tlbld */
mfsrr1 3 /* get the saved cr0 bits */
mtcrf 0x80,3 /* and restore */
mtspr RPA,1 /* set the pte */
tlbld 0 /* load the dtlb */
rfi
3: /* not found in pteg */
andi. 1,3,0x40 /* have we already done second hash? */
bne 5f
mfspr 2,HASH2 /* get the second pointer */
ori 3,3,0x40 /* change the compare value */
li 1,8
addi 2,2,-8 /* predec pointer */
b 1b
4: /* found, but C-bit = 0 */
rlwinm. 3,1,30,0,1 /* test PP */
bge- 7f
andi. 3,1,1
beq+ 8f
9: /* found, but protection violation (PP==00)*/
mfsrr1 3
lis 1,0xa000000@h /* indicate protection violation
on store */
b 1f
7: /* found, PP=1x */
mfspr 3,DMISS /* get the miss address */
mfsrin 1,3 /* get the segment register */
mfsrr1 3
rlwinm 3,3,18,31,31 /* get PR-bit */
rlwnm. 2,2,3,1,1 /* get the key */
bne- 9b /* protection violation */
8: /* found, set reference/change bits */
lwz 1,4(2) /* reload tlb entry */
ori 1,1,0x180
sth 1,6(2)
b 5b
5: /* not found anywhere */
mfsrr1 3
lis 1,0x42000000@h /* set dsisr<1> to flag pte not found */
/* dsisr<6> to flag store */
1:
mtctr 0 /* restore counter */
andi. 2,3,0xffff /* clean upper srr1 */
mtsrr1 2
mtdsisr 1 /* load the dsisr */
mfspr 1,DMISS /* get the miss address */
mtdar 1 /* put in dar */
mfmsr 0
xoris 0,0,0x20000@h /* flip the msr<tgpr> bit */
mtcrf 0x80,3 /* restore cr0 */
mtmsr 0 /* now with native gprs */
isync
ba EXC_DSI
tlbdsmsize = .-tlbdsmiss
#ifdef DDB
#define ddbsave 0xde0 /* primary save area for DDB */
/*
* In case of DDB we want a separate trap catcher for it
*/
.local ddbstk
.comm ddbstk,INTSTK,8 /* ddb stack */
.globl ddblow,ddbsize
ddblow:
mtsprg 1,1 /* save SP */
stmw 28,ddbsave(0) /* free r28-r31 */
mflr 28 /* save LR */
mfcr 29 /* save CR */
lis 1,ddbstk+INTSTK@ha /* get new SP */
addi 1,1,ddbstk+INTSTK@l
bla ddbtrap
ddbsize = .-ddblow
#endif /* DDB */
#ifdef IPKDB
#define ipkdbsave 0xde0 /* primary save area for IPKDB */
/*
* In case of IPKDB we want a separate trap catcher for it
*/
.local ipkdbstk
.comm ipkdbstk,INTSTK,8 /* ipkdb stack */
.globl ipkdblow,ipkdbsize
ipkdblow:
mtsprg 1,1 /* save SP */
stmw 28,ipkdbsave(0) /* free r28-r31 */
mflr 28 /* save LR */
mfcr 29 /* save CR */
lis 1,ipkdbstk+INTSTK@ha /* get new SP */
addi 1,1,ipkdbstk+INTSTK@l
bla ipkdbtrap
ipkdbsize = .-ipkdblow
#endif /* IPKDB */
/*
* FRAME_SETUP assumes:
* SPRG1 SP (1)
* savearea r28-r31,DAR,DSISR (DAR & DSISR only for DSI traps)
* 28 LR
* 29 CR
* 1 kernel stack
* LR trap type
* SRR0/1 as at start of trap
*/
#define FRAME_SETUP(savearea) \
/* Have to enable translation to allow access of kernel stack: */ \
mfsrr0 30; \
mfsrr1 31; \
stmw 30,savearea+24(0); \
mfmsr 30; \
ori 30,30,(PSL_DR|PSL_IR); \
mtmsr 30; \
isync; \
mfsprg 31,1; \
stwu 31,-FRAMELEN(1); \
stw 0,FRAME_0+8(1); \
stw 31,FRAME_1+8(1); \
stw 28,FRAME_LR+8(1); \
stw 29,FRAME_CR+8(1); \
lmw 28,savearea(0); \
stmw 2,FRAME_2+8(1); \
lmw 28,savearea+16(0); \
mfxer 3; \
mfctr 4; \
mflr 5; \
andi. 5,5,0xff00; \
stw 3,FRAME_XER+8(1); \
stw 4,FRAME_CTR+8(1); \
stw 5,FRAME_EXC+8(1); \
stw 28,FRAME_DAR+8(1); \
stw 29,FRAME_DSISR+8(1); \
stw 30,FRAME_SRR0+8(1); \
stw 31,FRAME_SRR1+8(1)
#define FRAME_LEAVE(savearea) \
/* Now restore regs: */ \
lwz 2,FRAME_SRR0+8(1); \
lwz 3,FRAME_SRR1+8(1); \
lwz 4,FRAME_CTR+8(1); \
lwz 5,FRAME_XER+8(1); \
lwz 6,FRAME_LR+8(1); \
lwz 7,FRAME_CR+8(1); \
stw 2,savearea(0); \
stw 3,savearea+4(0); \
mtctr 4; \
mtxer 5; \
mtlr 6; \
mtsprg 1,7; /* save cr */ \
lmw 2,FRAME_2+8(1); \
lwz 0,FRAME_0+8(1); \
lwz 1,FRAME_1+8(1); \
mtsprg 2,2; /* save r2 & r3 */ \
mtsprg 3,3; \
/* Disable translation, machine check and recoverability: */ \
mfmsr 2; \
andi. 2,2,~(PSL_DR|PSL_IR|PSL_ME|PSL_RI)@l; \
mtmsr 2; \
isync; \
/* Decide whether we return to user mode: */ \
lwz 3,savearea+4(0); \
mtcr 3; \
bc 4,17,1f; /* branch if PSL_PR is false */ \
/* Restore user & kernel access SR: */ \
/* lis 2,curpm@ha; get real address of pmap */ \
/* lwz 2,curpm@l(2); */ \
/* lwz 3,PM_USRSR(2); */ \
/* mtsr USER_SR,3; */ \
/* lwz 3,PM_KERNELSR(2); */ \
/* mtsr KERNEL_SR,3; */ \
1: mfsprg 2,1; /* restore cr */ \
mtcr 2; \
lwz 2,savearea(0); \
lwz 3,savearea+4(0); \
mtsrr0 2; \
mtsrr1 3; \
mfsprg 2,2; /* restore r2 & r3 */ \
mfsprg 3,3
/*
* Preamble code for DSI/ISI traps
*/
disitrap:
lmw 30,disisave(0)
stmw 30,tempsave(0)
lmw 30,disisave+8(0)
stmw 30,tempsave+8(0)
mfdar 30
mfdsisr 31
stmw 30,tempsave+16(0)
realtrap:
/* Test whether we already had PR set */
mfsrr1 1
mtcr 1
mfsprg 1,1 /* restore SP (might have been
overwritten) */
bc 4,17,s_trap /* branch if PSL_PR is false */
mfsprg 1,0
lwz 1,PC_CURPCB(1)
addi 1,1,USPACE /* stack is top of user struct */
/*
* Now the common trap catching code.
*/
s_trap:
/* First have to enable KERNEL mapping */
lis 31,KERNEL_SEGMENT@h
ori 31,31,KERNEL_SEGMENT@l
mtsr KERNEL_SR,31
FRAME_SETUP(tempsave)
/* Now we can recover interrupts again: */
mfmsr 7
ori 7,7,(PSL_EE|PSL_FP|PSL_ME|PSL_RI)@l
mtmsr 7
isync
/* Call C trap code: */
addi 3,1,8
mr 30,3
bl trap
mr 3,30
bl ast
FRAME_LEAVE(tempsave)
rfi
/*
* DSI second stage fault handler
*/
s_dsitrap:
mfdsisr 31 /* test whether this may be a
spill fault */
mtcr 31
mtsprg 1,1 /* save SP */
bc 4,1,disitrap /* branch if table miss is false */
lis 1,spillstk+SPILLSTK@ha
addi 1,1,spillstk+SPILLSTK@l /* get spill stack */
stwu 1,-52(1)
stw 0,48(1) /* save non-volatile registers */
stw 3,44(1)
stw 4,40(1)
stw 5,36(1)
stw 6,32(1)
stw 7,28(1)
stw 8,24(1)
stw 9,20(1)
stw 10,16(1)
stw 11,12(1)
stw 12,8(1)
mflr 30 /* save trap type */
mfctr 31 /* & CTR */
mfdar 3
s_pte_spill:
bl pmap_pte_spill /* try a spill */
or. 3,3,3
mtctr 31 /* restore CTR */
mtlr 30 /* and trap type */
mfsprg 31,2 /* get saved XER */
mtxer 31 /* restore XER */
lwz 12,8(1) /* restore non-volatile registers */
lwz 11,12(1)
lwz 10,16(1)
lwz 9,20(1)
lwz 8,24(1)
lwz 7,28(1)
lwz 6,32(1)
lwz 5,36(1)
lwz 4,40(1)
lwz 3,44(1)
lwz 0,48(1)
beq disitrap
mfsprg 1,1 /* restore SP */
mtcr 29 /* restore CR */
mtlr 28 /* restore LR */
lmw 28,disisave(0) /* restore r28-r31 */
rfi /* return to trapped code */
/*
* ISI second stage fault handler
*/
s_isitrap:
mfsrr1 31 /* test whether this may be a
spill fault */
mtcr 31
mtsprg 1,1 /* save SP */
bc 4,1,disitrap /* branch if table miss is false */
lis 1,spillstk+SPILLSTK@ha
addi 1,1,spillstk+SPILLSTK@l /* get spill stack */
stwu 1,-52(1)
stw 0,48(1) /* save non-volatile registers */
stw 3,44(1)
stw 4,40(1)
stw 5,36(1)
stw 6,32(1)
stw 7,28(1)
stw 8,24(1)
stw 9,20(1)
stw 10,16(1)
stw 11,12(1)
stw 12,8(1)
mfxer 30 /* save XER */
mtsprg 2,30
mflr 30 /* save trap type */
mfctr 31 /* & ctr */
mfsrr0 3
b s_pte_spill /* above */
/*
* External interrupt second level handler
*/
#define INTRENTER \
/* Save non-volatile registers: */ \
stwu 1,-88(1); /* temporarily */ \
stw 0,84(1); \
mfsprg 0,1; /* get original SP */ \
stw 0,0(1); /* and store it */ \
stw 3,80(1); \
stw 4,76(1); \
stw 5,72(1); \
stw 6,68(1); \
stw 7,64(1); \
stw 8,60(1); \
stw 9,56(1); \
stw 10,52(1); \
stw 11,48(1); \
stw 12,44(1); \
stw 28,40(1); /* saved LR */ \
stw 29,36(1); /* saved CR */ \
stw 30,32(1); /* saved XER */ \
lmw 28,tempsave(0); /* restore r28-r31 */ \
mfctr 6; \
lis 5,intr_depth@ha; \
lwz 5,intr_depth@l(5); \
mfsrr0 4; \
mfsrr1 3; \
stw 6,28(1); \
stw 5,20(1); \
stw 4,12(1); \
stw 3,8(1); \
/* interrupts are recoverable here, and enable translation */ \
lis 3,(KERNEL_SEGMENT|SR_KS|SR_KP)@h; \
ori 3,3,(KERNEL_SEGMENT|SR_KS|SR_KP)@l; \
mtsr KERNEL_SR,3; \
mfmsr 5; \
ori 5,5,(PSL_IR|PSL_DR|PSL_RI); \
mtmsr 5; \
isync
.globl extint_call
extintr:
INTRENTER
extint_call:
bl extint_call /* to be filled in later */
intr_exit:
/* Disable interrupts (should already be disabled) and MMU here: */
mfmsr 3
andi. 3,3,~(PSL_EE|PSL_ME|PSL_RI|PSL_DR|PSL_IR)@l
mtmsr 3
isync
/* restore possibly overwritten registers: */
lwz 12,44(1)
lwz 11,48(1)
lwz 10,52(1)
lwz 9,56(1)
lwz 8,60(1)
lwz 7,64(1)
lwz 6,8(1)
lwz 5,12(1)
lwz 4,28(1)
lwz 3,32(1)
mtsrr1 6
mtsrr0 5
mtctr 4
mtxer 3
/* Returning to user mode? */
mtcr 6 /* saved SRR1 */
bc 4,17,1f /* branch if PSL_PR is false */
mfsprg 3,0 /* get pcpu */
lwz 3,PC_CURPCB(3) /* get curpcb from pcpu */
lwz 3,PCB_PMR(3) /* get pmap real address from curpcb */
mtsr KERNEL_SR,3
/* Setup for entry to realtrap: */
lwz 3,0(1) /* get saved SP */
mtsprg 1,3
#if 0 /* XXX */
li 6,EXC_AST
#endif
stmw 28,tempsave(0) /* establish tempsave again */
mtlr 6
lwz 28,40(1) /* saved LR */
lwz 29,36(1) /* saved CR */
lwz 6,68(1)
lwz 5,72(1)
lwz 4,76(1)
lwz 3,80(1)
lwz 0,84(1)
lis 30,intr_depth@ha /* adjust reentrancy count */
lwz 31,intr_depth@l(30)
addi 31,31,-1
stw 31,intr_depth@l(30)
b realtrap /* XXX: should call ast(frame ptr) */
1:
/* Here is the normal exit of extintr: */
lwz 5,36(1)
lwz 6,40(1)
mtcr 5
mtlr 6
lwz 6,68(1)
lwz 5,72(1)
lis 3,intr_depth@ha /* adjust reentrancy count */
lwz 4,intr_depth@l(3)
addi 4,4,-1
stw 4,intr_depth@l(3)
lwz 4,76(1)
lwz 3,80(1)
lwz 0,84(1)
lwz 1,0(1)
rfi
/*
* Decrementer interrupt second level handler
*/
decrintr:
INTRENTER
addi 3,1,8 /* intr frame */
bl decr_intr
lis 28,decrnest@ha
xor 29,29,29
stw 29,decrnest@l(28)
b intr_exit
#ifdef DDB
/*
* Deliberate entry to ddbtrap
*/
.globl ddb_trap
ddb_trap:
mtsprg 1,1
mfmsr 3
mtsrr1 3
andi. 3,3,~(PSL_EE|PSL_ME|PSL_RI)@l
mtmsr 3 /* disable interrupts */
isync
stmw 28,ddbsave(0)
mflr 28
li 29,EXC_BPT
mtlr 29
mfcr 29
mtsrr0 28
/*
* Now the ddb trap catching code.
*/
ddbtrap:
FRAME_SETUP(ddbsave)
/* Call C trap code: */
addi 3,1,8
bl ddb_trap_glue
or. 3,3,3
bne ddbleave
/* This wasn't for DDB, so switch to real trap: */
lwz 3,FRAME_EXC+8(1) /* save exception */
stw 3,ddbsave+8(0)
FRAME_LEAVE(ddbsave)
mtsprg 1,1 /* prepare for entrance to realtrap */
stmw 28,tempsave(0)
mflr 28
mfcr 29
lwz 31,ddbsave+8(0)
mtlr 31
b realtrap
ddbleave:
FRAME_LEAVE(ddbsave)
rfi
#endif /* DDB */
#ifdef IPKDB
/*
* Deliberate entry to ipkdbtrap
*/
.globl ipkdb_trap
ipkdb_trap:
mtsprg 1,1
mfmsr 3
mtsrr1 3
andi. 3,3,~(PSL_EE|PSL_ME|PSL_RI)@l
mtmsr 3 /* disable interrupts */
isync
stmw 28,ipkdbsave(0)
mflr 28
li 29,EXC_BPT
mtlr 29
mfcr 29
mtsrr0 28
/*
* Now the ipkdb trap catching code.
*/
ipkdbtrap:
FRAME_SETUP(ipkdbsave)
/* Call C trap code: */
addi 3,1,8
bl ipkdb_trap_glue
or. 3,3,3
bne ipkdbleave
/* This wasn't for IPKDB, so switch to real trap: */
lwz 3,FRAME_EXC+8(1) /* save exception */
stw 3,ipkdbsave+8(0)
FRAME_LEAVE(ipkdbsave)
mtsprg 1,1 /* prepare for entrance to realtrap */
stmw 28,tempsave(0)
mflr 28
mfcr 29
lwz 31,ipkdbsave+8(0)
mtlr 31
b realtrap
ipkdbleave:
FRAME_LEAVE(ipkdbsave)
rfi
ipkdbfault:
ba _ipkdbfault
_ipkdbfault:
mfsrr0 3
addi 3,3,4
mtsrr0 3
li 3,-1
rfi
/*
* int ipkdbfbyte(unsigned char *p)
*/
.globl ipkdbfbyte
ipkdbfbyte:
li 9,EXC_DSI /* establish new fault routine */
lwz 5,0(9)
lis 6,ipkdbfault@ha
lwz 6,ipkdbfault@l(6)
stw 6,0(9)
#ifdef IPKDBUSERHACK
lis 8,ipkdbsr@ha
lwz 8,ipkdbsr@l(8)
mtsr USER_SR,8
isync
#endif
dcbst 0,9 /* flush data... */
sync
icbi 0,9 /* and instruction caches */
lbz 3,0(3) /* fetch data */
stw 5,0(9) /* restore previous fault handler */
dcbst 0,9 /* and flush data... */
sync
icbi 0,9 /* and instruction caches */
blr
/*
* int ipkdbsbyte(unsigned char *p, int c)
*/
.globl ipkdbsbyte
ipkdbsbyte:
li 9,EXC_DSI /* establish new fault routine */
lwz 5,0(9)
lis 6,ipkdbfault@ha
lwz 6,ipkdbfault@l(6)
stw 6,0(9)
#ifdef IPKDBUSERHACK
lis 8,ipkdbsr@ha
lwz 8,ipkdbsr@l(8)
mtsr USER_SR,8
isync
#endif
dcbst 0,9 /* flush data... */
sync
icbi 0,9 /* and instruction caches */
mr 6,3
xor 3,3,3
stb 4,0(6)
dcbst 0,6 /* Now do appropriate flushes
to data... */
sync
icbi 0,6 /* and instruction caches */
stw 5,0(9) /* restore previous fault handler */
dcbst 0,9 /* and flush data... */
sync
icbi 0,9 /* and instruction caches */
blr
#endif /* IPKDB */
/*
* int setfault()
*
* Similar to setjmp to setup for handling faults on accesses to user memory.
* Any routine using this may only call bcopy, either the form below,
* or the (currently used) C code optimized, so it doesn't use any non-volatile
* registers.
*/
.globl setfault
setfault:
mflr 0
mfcr 12
mfsprg 4,0
lwz 4,PC_CURPCB(4)
stw 3,PCB_ONFAULT(4)
stw 0,0(3)
stw 1,4(3)
stw 2,8(3)
stmw 12,12(3)
xor 3,3,3
blr
/*
* Signal "trampoline" code.
*/
.globl sigcode
sigcode:
b sys_exit
esigcode:
.data
GLOBAL(szsigcode)
.long esigcode-sigcode
.text
|