1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
|
/*-
* Copyright (c) 2007-2015 Solarflare Communications Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* The views and conclusions contained in the software and documentation are
* those of the authors and should not be interpreted as representing official
* policies, either expressed or implied, of the FreeBSD Project.
*
* $FreeBSD$
*/
#ifndef _SYS_EFX_EF10_REGS_H
#define _SYS_EFX_EF10_REGS_H
#ifdef __cplusplus
extern "C" {
#endif
/*
* BIU_HW_REV_ID_REG(32bit):
*
*/
#define ER_DZ_BIU_HW_REV_ID_REG_OFST 0x00000000
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_BIU_HW_REV_ID_REG_RESET 0xeb14face
#define ERF_DZ_HW_REV_ID_LBN 0
#define ERF_DZ_HW_REV_ID_WIDTH 32
/*
* BIU_MC_SFT_STATUS_REG(32bit):
*
*/
#define ER_DZ_BIU_MC_SFT_STATUS_REG_OFST 0x00000010
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_BIU_MC_SFT_STATUS_REG_STEP 4
#define ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS 8
#define ER_DZ_BIU_MC_SFT_STATUS_REG_RESET 0x1111face
#define ERF_DZ_MC_SFT_STATUS_LBN 0
#define ERF_DZ_MC_SFT_STATUS_WIDTH 32
/*
* BIU_INT_ISR_REG(32bit):
*
*/
#define ER_DZ_BIU_INT_ISR_REG_OFST 0x00000090
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_BIU_INT_ISR_REG_RESET 0x0
#define ERF_DZ_ISR_REG_LBN 0
#define ERF_DZ_ISR_REG_WIDTH 32
/*
* MC_DB_LWRD_REG(32bit):
*
*/
#define ER_DZ_MC_DB_LWRD_REG_OFST 0x00000200
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_MC_DB_LWRD_REG_RESET 0x0
#define ERF_DZ_MC_DOORBELL_L_LBN 0
#define ERF_DZ_MC_DOORBELL_L_WIDTH 32
/*
* MC_DB_HWRD_REG(32bit):
*
*/
#define ER_DZ_MC_DB_HWRD_REG_OFST 0x00000204
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_MC_DB_HWRD_REG_RESET 0x0
#define ERF_DZ_MC_DOORBELL_H_LBN 0
#define ERF_DZ_MC_DOORBELL_H_WIDTH 32
/*
* EVQ_RPTR_REG(32bit):
*
*/
#define ER_DZ_EVQ_RPTR_REG_OFST 0x00000400
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_EVQ_RPTR_REG_STEP 8192
#define ER_DZ_EVQ_RPTR_REG_ROWS 2048
#define ER_DZ_EVQ_RPTR_REG_RESET 0x0
#define ERF_DZ_EVQ_RPTR_VLD_LBN 15
#define ERF_DZ_EVQ_RPTR_VLD_WIDTH 1
#define ERF_DZ_EVQ_RPTR_LBN 0
#define ERF_DZ_EVQ_RPTR_WIDTH 15
/*
* EVQ_TMR_REG(32bit):
*
*/
#define ER_DZ_EVQ_TMR_REG_OFST 0x00000420
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_EVQ_TMR_REG_STEP 8192
#define ER_DZ_EVQ_TMR_REG_ROWS 2048
#define ER_DZ_EVQ_TMR_REG_RESET 0x0
#define ERF_DZ_TC_TIMER_MODE_LBN 14
#define ERF_DZ_TC_TIMER_MODE_WIDTH 2
#define ERF_DZ_TC_TIMER_VAL_LBN 0
#define ERF_DZ_TC_TIMER_VAL_WIDTH 14
/*
* RX_DESC_UPD_REG(32bit):
*
*/
#define ER_DZ_RX_DESC_UPD_REG_OFST 0x00000830
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_RX_DESC_UPD_REG_STEP 8192
#define ER_DZ_RX_DESC_UPD_REG_ROWS 2048
#define ER_DZ_RX_DESC_UPD_REG_RESET 0x0
#define ERF_DZ_RX_DESC_WPTR_LBN 0
#define ERF_DZ_RX_DESC_WPTR_WIDTH 12
/*
* TX_DESC_UPD_REG(96bit):
*
*/
#define ER_DZ_TX_DESC_UPD_REG_OFST 0x00000a10
/* hunta0=pcie_pf_bar2 */
#define ER_DZ_TX_DESC_UPD_REG_STEP 8192
#define ER_DZ_TX_DESC_UPD_REG_ROWS 2048
#define ER_DZ_TX_DESC_UPD_REG_RESET 0x0
#define ERF_DZ_RSVD_LBN 76
#define ERF_DZ_RSVD_WIDTH 20
#define ERF_DZ_TX_DESC_WPTR_LBN 64
#define ERF_DZ_TX_DESC_WPTR_WIDTH 12
#define ERF_DZ_TX_DESC_HWORD_LBN 32
#define ERF_DZ_TX_DESC_HWORD_WIDTH 32
#define ERF_DZ_TX_DESC_LWORD_LBN 0
#define ERF_DZ_TX_DESC_LWORD_WIDTH 32
/*
* The workaround for bug 35388 requires multiplexing writes through
* the ERF_DZ_TX_DESC_WPTR address.
* TX_DESC_UPD: 0ppppppppppp (bit 11 lost)
* EVQ_RPTR: 1000hhhhhhhh, 1001llllllll (split into high and low bits)
* EVQ_TMR: 11mmvvvvvvvv (bits 8:13 of value lost)
*/
#define ER_DD_EVQ_INDIRECT_OFST (ER_DZ_TX_DESC_UPD_REG_OFST + 2 * 4)
#define ER_DD_EVQ_INDIRECT_STEP ER_DZ_TX_DESC_UPD_REG_STEP
#define ERF_DD_EVQ_IND_RPTR_FLAGS_LBN 8
#define ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH 4
#define EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH 8
#define EFE_DD_EVQ_IND_RPTR_FLAGS_LOW 9
#define ERF_DD_EVQ_IND_RPTR_LBN 0
#define ERF_DD_EVQ_IND_RPTR_WIDTH 8
#define ERF_DD_EVQ_IND_TIMER_FLAGS_LBN 10
#define ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH 2
#define EFE_DD_EVQ_IND_TIMER_FLAGS 3
#define ERF_DD_EVQ_IND_TIMER_MODE_LBN 8
#define ERF_DD_EVQ_IND_TIMER_MODE_WIDTH 2
#define ERF_DD_EVQ_IND_TIMER_VAL_LBN 0
#define ERF_DD_EVQ_IND_TIMER_VAL_WIDTH 8
/* ES_DRIVER_EV */
#define ESF_DZ_DRV_CODE_LBN 60
#define ESF_DZ_DRV_CODE_WIDTH 4
#define ESF_DZ_DRV_SUB_CODE_LBN 56
#define ESF_DZ_DRV_SUB_CODE_WIDTH 4
#define ESE_DZ_DRV_TIMER_EV 3
#define ESE_DZ_DRV_START_UP_EV 2
#define ESE_DZ_DRV_WAKE_UP_EV 1
#define ESF_DZ_DRV_SUB_DATA_DW0_LBN 0
#define ESF_DZ_DRV_SUB_DATA_DW0_WIDTH 32
#define ESF_DZ_DRV_SUB_DATA_DW1_LBN 32
#define ESF_DZ_DRV_SUB_DATA_DW1_WIDTH 24
#define ESF_DZ_DRV_SUB_DATA_LBN 0
#define ESF_DZ_DRV_SUB_DATA_WIDTH 56
#define ESF_DZ_DRV_EVQ_ID_LBN 0
#define ESF_DZ_DRV_EVQ_ID_WIDTH 14
#define ESF_DZ_DRV_TMR_ID_LBN 0
#define ESF_DZ_DRV_TMR_ID_WIDTH 14
/* ES_EVENT_ENTRY */
#define ESF_DZ_EV_CODE_LBN 60
#define ESF_DZ_EV_CODE_WIDTH 4
#define ESE_DZ_EV_CODE_MCDI_EV 12
#define ESE_DZ_EV_CODE_DRIVER_EV 5
#define ESE_DZ_EV_CODE_TX_EV 2
#define ESE_DZ_EV_CODE_RX_EV 0
#define ESE_DZ_OTHER other
#define ESF_DZ_EV_DATA_DW0_LBN 0
#define ESF_DZ_EV_DATA_DW0_WIDTH 32
#define ESF_DZ_EV_DATA_DW1_LBN 32
#define ESF_DZ_EV_DATA_DW1_WIDTH 28
#define ESF_DZ_EV_DATA_LBN 0
#define ESF_DZ_EV_DATA_WIDTH 60
/* ES_FF_UMSG_CPU2DL_DESC_FETCH */
#define ESF_DZ_C2DDF_DSCR_CACHE_RPTR_LBN 208
#define ESF_DZ_C2DDF_DSCR_CACHE_RPTR_WIDTH 6
#define ESF_DZ_C2DDF_QID_LBN 160
#define ESF_DZ_C2DDF_QID_WIDTH 11
#define ESF_DZ_C2DDF_DSCR_BASE_PAGE_ID_LBN 64
#define ESF_DZ_C2DDF_DSCR_BASE_PAGE_ID_WIDTH 18
#define ESF_DZ_C2DDF_DSCR_HW_RPTR_LBN 48
#define ESF_DZ_C2DDF_DSCR_HW_RPTR_WIDTH 12
#define ESF_DZ_C2DDF_DSCR_HW_WPTR_LBN 32
#define ESF_DZ_C2DDF_DSCR_HW_WPTR_WIDTH 12
#define ESF_DZ_C2DDF_OID_LBN 16
#define ESF_DZ_C2DDF_OID_WIDTH 12
#define ESF_DZ_C2DDF_DSCR_SIZE_LBN 13
#define ESF_DZ_C2DDF_DSCR_SIZE_WIDTH 3
#define ESE_DZ_C2DDF_DSCR_SIZE_512 7
#define ESE_DZ_C2DDF_DSCR_SIZE_1K 6
#define ESE_DZ_C2DDF_DSCR_SIZE_2K 5
#define ESE_DZ_C2DDF_DSCR_SIZE_4K 4
#define ESF_DZ_C2DDF_BIU_ARGS_LBN 0
#define ESF_DZ_C2DDF_BIU_ARGS_WIDTH 13
/* ES_FF_UMSG_CPU2DL_DESC_PUSH */
#define ESF_DZ_C2DDP_DSCR_HW_RPTR_LBN 224
#define ESF_DZ_C2DDP_DSCR_HW_RPTR_WIDTH 12
#define ESF_DZ_C2DDP_DESC_DW0_LBN 128
#define ESF_DZ_C2DDP_DESC_DW0_WIDTH 32
#define ESF_DZ_C2DDP_DESC_DW1_LBN 160
#define ESF_DZ_C2DDP_DESC_DW1_WIDTH 32
#define ESF_DZ_C2DDP_DESC_LBN 128
#define ESF_DZ_C2DDP_DESC_WIDTH 64
#define ESF_DZ_C2DDP_QID_LBN 64
#define ESF_DZ_C2DDP_QID_WIDTH 11
#define ESF_DZ_C2DDP_DSCR_HW_WPTR_LBN 32
#define ESF_DZ_C2DDP_DSCR_HW_WPTR_WIDTH 12
#define ESF_DZ_C2DDP_OID_LBN 16
#define ESF_DZ_C2DDP_OID_WIDTH 12
#define ESF_DZ_C2DDP_DSCR_SIZE_LBN 0
#define ESF_DZ_C2DDP_DSCR_SIZE_WIDTH 3
#define ESE_DZ_C2DDF_DSCR_SIZE_512 7
#define ESE_DZ_C2DDF_DSCR_SIZE_1K 6
#define ESE_DZ_C2DDF_DSCR_SIZE_2K 5
#define ESE_DZ_C2DDF_DSCR_SIZE_4K 4
/* ES_FF_UMSG_CPU2DL_GPRD */
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW0_LBN 64
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW1_LBN 96
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_LBN 64
#define ESF_DZ_C2DG_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_C2DG_SMC_ADDR_LBN 16
#define ESF_DZ_C2DG_SMC_ADDR_WIDTH 16
#define ESF_DZ_C2DG_BIU_ARGS_LBN 0
#define ESF_DZ_C2DG_BIU_ARGS_WIDTH 14
/* ES_FF_UMSG_CPU2EV_SOFT */
#define ESF_DZ_C2ES_TBD_LBN 0
#define ESF_DZ_C2ES_TBD_WIDTH 1
/* ES_FF_UMSG_CPU2EV_TXCMPLT */
#define ESF_DZ_C2ET_EV_SOFT2_LBN 48
#define ESF_DZ_C2ET_EV_SOFT2_WIDTH 16
#define ESF_DZ_C2ET_EV_CODE_LBN 42
#define ESF_DZ_C2ET_EV_CODE_WIDTH 4
#define ESF_DZ_C2ET_EV_OVERRIDE_HOLDOFF_LBN 41
#define ESF_DZ_C2ET_EV_OVERRIDE_HOLDOFF_WIDTH 1
#define ESF_DZ_C2ET_EV_DROP_EVENT_LBN 40
#define ESF_DZ_C2ET_EV_DROP_EVENT_WIDTH 1
#define ESF_DZ_C2ET_EV_CAN_MERGE_LBN 39
#define ESF_DZ_C2ET_EV_CAN_MERGE_WIDTH 1
#define ESF_DZ_C2ET_EV_SOFT1_LBN 32
#define ESF_DZ_C2ET_EV_SOFT1_WIDTH 7
#define ESF_DZ_C2ET_DSCR_IDX_LBN 16
#define ESF_DZ_C2ET_DSCR_IDX_WIDTH 16
#define ESF_DZ_C2ET_EV_QID_LBN 5
#define ESF_DZ_C2ET_EV_QID_WIDTH 11
#define ESF_DZ_C2ET_EV_QLABEL_LBN 0
#define ESF_DZ_C2ET_EV_QLABEL_WIDTH 5
/* ES_FF_UMSG_CPU2RXDP_INGR_BUFOP */
#define ESF_DZ_C2RIB_EV_DISABLE_LBN 191
#define ESF_DZ_C2RIB_EV_DISABLE_WIDTH 1
#define ESF_DZ_C2RIB_EV_SOFT_LBN 188
#define ESF_DZ_C2RIB_EV_SOFT_WIDTH 3
#define ESF_DZ_C2RIB_EV_DESC_PTR_LBN 176
#define ESF_DZ_C2RIB_EV_DESC_PTR_WIDTH 12
#define ESF_DZ_C2RIB_EV_ARG1_LBN 160
#define ESF_DZ_C2RIB_EV_ARG1_WIDTH 16
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW0_LBN 64
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW1_LBN 96
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_LBN 64
#define ESF_DZ_C2RIB_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_C2RIB_BIU_ARGS_LBN 16
#define ESF_DZ_C2RIB_BIU_ARGS_WIDTH 13
#define ESF_DZ_C2RIB_EV_QID_LBN 5
#define ESF_DZ_C2RIB_EV_QID_WIDTH 11
#define ESF_DZ_C2RIB_EV_QLABEL_LBN 0
#define ESF_DZ_C2RIB_EV_QLABEL_WIDTH 5
/* ES_FF_UMSG_CPU2RXDP_INGR_PDISP */
#define ESF_DZ_C2RIP_BUF_LEN_LBN 240
#define ESF_DZ_C2RIP_BUF_LEN_WIDTH 16
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW0_LBN 192
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW1_LBN 224
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_LBN 192
#define ESF_DZ_C2RIP_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_C2RIP_EV_DISABLE_LBN 191
#define ESF_DZ_C2RIP_EV_DISABLE_WIDTH 1
#define ESF_DZ_C2RIP_EV_SOFT_LBN 188
#define ESF_DZ_C2RIP_EV_SOFT_WIDTH 3
#define ESF_DZ_C2RIP_EV_DESC_PTR_LBN 176
#define ESF_DZ_C2RIP_EV_DESC_PTR_WIDTH 12
#define ESF_DZ_C2RIP_EV_ARG1_LBN 160
#define ESF_DZ_C2RIP_EV_ARG1_WIDTH 16
#define ESF_DZ_C2RIP_UPD_CRC_MODE_LBN 157
#define ESF_DZ_C2RIP_UPD_CRC_MODE_WIDTH 3
#define ESE_DZ_C2RIP_FCOIP_FCOE 4
#define ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_C2RIP_ISCSI_HDR 2
#define ESE_DZ_C2RIP_FCOE 1
#define ESE_DZ_C2RIP_OFF 0
#define ESF_DZ_C2RIP_BIU_ARGS_LBN 144
#define ESF_DZ_C2RIP_BIU_ARGS_WIDTH 13
#define ESF_DZ_C2RIP_EV_QID_LBN 133
#define ESF_DZ_C2RIP_EV_QID_WIDTH 11
#define ESF_DZ_C2RIP_EV_QLABEL_LBN 128
#define ESF_DZ_C2RIP_EV_QLABEL_WIDTH 5
#define ESF_DZ_C2RIP_PEDIT_DELTA_LBN 104
#define ESF_DZ_C2RIP_PEDIT_DELTA_WIDTH 8
#define ESF_DZ_C2RIP_PYLOAD_OFST_LBN 96
#define ESF_DZ_C2RIP_PYLOAD_OFST_WIDTH 8
#define ESF_DZ_C2RIP_L4_HDR_OFST_LBN 88
#define ESF_DZ_C2RIP_L4_HDR_OFST_WIDTH 8
#define ESF_DZ_C2RIP_L3_HDR_OFST_LBN 80
#define ESF_DZ_C2RIP_L3_HDR_OFST_WIDTH 8
#define ESF_DZ_C2RIP_IS_UDP_LBN 69
#define ESF_DZ_C2RIP_IS_UDP_WIDTH 1
#define ESF_DZ_C2RIP_IS_TCP_LBN 68
#define ESF_DZ_C2RIP_IS_TCP_WIDTH 1
#define ESF_DZ_C2RIP_IS_IPV6_LBN 67
#define ESF_DZ_C2RIP_IS_IPV6_WIDTH 1
#define ESF_DZ_C2RIP_IS_IPV4_LBN 66
#define ESF_DZ_C2RIP_IS_IPV4_WIDTH 1
#define ESF_DZ_C2RIP_IS_FCOE_LBN 65
#define ESF_DZ_C2RIP_IS_FCOE_WIDTH 1
#define ESF_DZ_C2RIP_PARSE_INCOMP_LBN 64
#define ESF_DZ_C2RIP_PARSE_INCOMP_WIDTH 1
#define ESF_DZ_C2RIP_FINFO_WRD3_LBN 48
#define ESF_DZ_C2RIP_FINFO_WRD3_WIDTH 16
#define ESF_DZ_C2RIP_FINFO_WRD2_LBN 32
#define ESF_DZ_C2RIP_FINFO_WRD2_WIDTH 16
#define ESF_DZ_C2RIP_FINFO_WRD1_LBN 16
#define ESF_DZ_C2RIP_FINFO_WRD1_WIDTH 16
#define ESF_DZ_C2RIP_FINFO_SRCDST_LBN 0
#define ESF_DZ_C2RIP_FINFO_SRCDST_WIDTH 16
/* ES_FF_UMSG_CPU2RXDP_INGR_SOFT */
#define ESF_DZ_C2RIS_SOFT3_LBN 48
#define ESF_DZ_C2RIS_SOFT3_WIDTH 16
#define ESF_DZ_C2RIS_SOFT2_LBN 32
#define ESF_DZ_C2RIS_SOFT2_WIDTH 16
#define ESF_DZ_C2RIS_SOFT1_LBN 16
#define ESF_DZ_C2RIS_SOFT1_WIDTH 16
#define ESF_DZ_C2RIS_SOFT0_LBN 0
#define ESF_DZ_C2RIS_SOFT0_WIDTH 16
/* ES_FF_UMSG_CPU2SMC_BUFLKUP */
#define ESF_DZ_C2SB_PAGE_ID_LBN 16
#define ESF_DZ_C2SB_PAGE_ID_WIDTH 18
#define ESF_DZ_C2SB_EXP_PAGE_ID_LBN 0
#define ESF_DZ_C2SB_EXP_PAGE_ID_WIDTH 12
/* ES_FF_UMSG_CPU2SMC_DESCOP */
#define ESF_DZ_C2SD_LEN_LBN 112
#define ESF_DZ_C2SD_LEN_WIDTH 14
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW0_LBN 64
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW1_LBN 96
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_LBN 64
#define ESF_DZ_C2SD_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_C2SD_OFFSET_LBN 80
#define ESF_DZ_C2SD_OFFSET_WIDTH 8
#define ESF_DZ_C2SD_QID_LBN 32
#define ESF_DZ_C2SD_QID_WIDTH 11
#define ESF_DZ_C2SD_CONT_LBN 16
#define ESF_DZ_C2SD_CONT_WIDTH 1
#define ESF_DZ_C2SD_TYPE_LBN 0
#define ESF_DZ_C2SD_TYPE_WIDTH 1
/* ES_FF_UMSG_CPU2SMC_GPOP */
#define ESF_DZ_C2SG_DATA_DW0_LBN 64
#define ESF_DZ_C2SG_DATA_DW0_WIDTH 32
#define ESF_DZ_C2SG_DATA_DW1_LBN 96
#define ESF_DZ_C2SG_DATA_DW1_WIDTH 32
#define ESF_DZ_C2SG_DATA_LBN 64
#define ESF_DZ_C2SG_DATA_WIDTH 64
#define ESF_DZ_C2SG_SOFT_LBN 48
#define ESF_DZ_C2SG_SOFT_WIDTH 4
#define ESF_DZ_C2SG_REFLECT_LBN 32
#define ESF_DZ_C2SG_REFLECT_WIDTH 1
#define ESF_DZ_C2SG_ADDR_LBN 0
#define ESF_DZ_C2SG_ADDR_WIDTH 16
/* ES_FF_UMSG_CPU2TXDP_DMA_BUFREQ */
#define ESF_DZ_C2TDB_BUF_LEN_LBN 176
#define ESF_DZ_C2TDB_BUF_LEN_WIDTH 16
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW0_LBN 128
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW1_LBN 160
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_LBN 128
#define ESF_DZ_C2TDB_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_C2TDB_SOFT_LBN 112
#define ESF_DZ_C2TDB_SOFT_WIDTH 14
#define ESF_DZ_C2TDB_DESC_IDX_LBN 96
#define ESF_DZ_C2TDB_DESC_IDX_WIDTH 16
#define ESF_DZ_C2TDB_UPD_CRC_MODE_LBN 93
#define ESF_DZ_C2TDB_UPD_CRC_MODE_WIDTH 3
#define ESE_DZ_C2RIP_FCOIP_FCOE 4
#define ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_C2RIP_ISCSI_HDR 2
#define ESE_DZ_C2RIP_FCOE 1
#define ESE_DZ_C2RIP_OFF 0
#define ESF_DZ_C2TDB_BIU_ARGS_LBN 80
#define ESF_DZ_C2TDB_BIU_ARGS_WIDTH 13
#define ESF_DZ_C2TDB_CONT_LBN 64
#define ESF_DZ_C2TDB_CONT_WIDTH 1
#define ESF_DZ_C2TDB_FINFO_WRD3_LBN 48
#define ESF_DZ_C2TDB_FINFO_WRD3_WIDTH 16
#define ESF_DZ_C2TDB_FINFO_WRD2_LBN 32
#define ESF_DZ_C2TDB_FINFO_WRD2_WIDTH 16
#define ESF_DZ_C2TDB_FINFO_WRD1_LBN 16
#define ESF_DZ_C2TDB_FINFO_WRD1_WIDTH 16
#define ESF_DZ_C2TDB_FINFO_SRCDST_LBN 0
#define ESF_DZ_C2TDB_FINFO_SRCDST_WIDTH 16
/* ES_FF_UMSG_CPU2TXDP_DMA_PKTABORT */
#define ESF_DZ_C2TDP_SOFT_LBN 48
#define ESF_DZ_C2TDP_SOFT_WIDTH 14
#define ESF_DZ_C2TDP_DESC_IDX_LBN 32
#define ESF_DZ_C2TDP_DESC_IDX_WIDTH 16
#define ESF_DZ_C2TDP_BIU_ARGS_LBN 16
#define ESF_DZ_C2TDP_BIU_ARGS_WIDTH 14
/* ES_FF_UMSG_CPU2TXDP_DMA_SOFT */
#define ESF_DZ_C2TDS_SOFT3_LBN 48
#define ESF_DZ_C2TDS_SOFT3_WIDTH 16
#define ESF_DZ_C2TDS_SOFT2_LBN 32
#define ESF_DZ_C2TDS_SOFT2_WIDTH 16
#define ESF_DZ_C2TDS_SOFT1_LBN 16
#define ESF_DZ_C2TDS_SOFT1_WIDTH 16
#define ESF_DZ_C2TDS_SOFT0_LBN 0
#define ESF_DZ_C2TDS_SOFT0_WIDTH 16
/* ES_FF_UMSG_CPU2TXDP_EGR */
#define ESF_DZ_C2TE_RMON_SOFT_LBN 240
#define ESF_DZ_C2TE_RMON_SOFT_WIDTH 1
#define ESF_DZ_C2TE_VLAN_PRIO_LBN 224
#define ESF_DZ_C2TE_VLAN_PRIO_WIDTH 3
#define ESF_DZ_C2TE_VLAN_LBN 208
#define ESF_DZ_C2TE_VLAN_WIDTH 1
#define ESF_DZ_C2TE_QID_LBN 192
#define ESF_DZ_C2TE_QID_WIDTH 11
#define ESF_DZ_C2TE_PEDIT_DELTA_LBN 168
#define ESF_DZ_C2TE_PEDIT_DELTA_WIDTH 8
#define ESF_DZ_C2TE_PYLOAD_OFST_LBN 160
#define ESF_DZ_C2TE_PYLOAD_OFST_WIDTH 8
#define ESF_DZ_C2TE_L4_HDR_OFST_LBN 152
#define ESF_DZ_C2TE_L4_HDR_OFST_WIDTH 8
#define ESF_DZ_C2TE_L3_HDR_OFST_LBN 144
#define ESF_DZ_C2TE_L3_HDR_OFST_WIDTH 8
#define ESF_DZ_C2TE_IS_UDP_LBN 133
#define ESF_DZ_C2TE_IS_UDP_WIDTH 1
#define ESF_DZ_C2TE_IS_TCP_LBN 132
#define ESF_DZ_C2TE_IS_TCP_WIDTH 1
#define ESF_DZ_C2TE_IS_IPV6_LBN 131
#define ESF_DZ_C2TE_IS_IPV6_WIDTH 1
#define ESF_DZ_C2TE_IS_IPV4_LBN 130
#define ESF_DZ_C2TE_IS_IPV4_WIDTH 1
#define ESF_DZ_C2TE_IS_FCOE_LBN 129
#define ESF_DZ_C2TE_IS_FCOE_WIDTH 1
#define ESF_DZ_C2TE_PARSE_INCOMP_LBN 128
#define ESF_DZ_C2TE_PARSE_INCOMP_WIDTH 1
#define ESF_DZ_C2TE_UPD_CRC_MODE_LBN 98
#define ESF_DZ_C2TE_UPD_CRC_MODE_WIDTH 3
#define ESE_DZ_C2RIP_FCOIP_FCOE 4
#define ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_C2RIP_ISCSI_HDR 2
#define ESE_DZ_C2RIP_FCOE 1
#define ESE_DZ_C2RIP_OFF 0
#define ESF_DZ_C2TE_UPD_TCPUDPCSUM_MODE_LBN 97
#define ESF_DZ_C2TE_UPD_TCPUDPCSUM_MODE_WIDTH 1
#define ESF_DZ_C2TE_UPD_IPCSUM_MODE_LBN 96
#define ESF_DZ_C2TE_UPD_IPCSUM_MODE_WIDTH 1
#define ESF_DZ_C2TE_PKT_LEN_LBN 64
#define ESF_DZ_C2TE_PKT_LEN_WIDTH 16
#define ESF_DZ_C2TE_FINFO_WRD3_LBN 48
#define ESF_DZ_C2TE_FINFO_WRD3_WIDTH 16
#define ESF_DZ_C2TE_FINFO_WRD2_LBN 32
#define ESF_DZ_C2TE_FINFO_WRD2_WIDTH 16
#define ESF_DZ_C2TE_FINFO_WRD1_LBN 16
#define ESF_DZ_C2TE_FINFO_WRD1_WIDTH 16
#define ESF_DZ_C2TE_FINFO_SRCDST_LBN 0
#define ESF_DZ_C2TE_FINFO_SRCDST_WIDTH 16
/* ES_FF_UMSG_CPU2TXDP_EGR_SOFT */
#define ESF_DZ_C2TES_SOFT3_LBN 48
#define ESF_DZ_C2TES_SOFT3_WIDTH 16
#define ESF_DZ_C2TES_SOFT2_LBN 32
#define ESF_DZ_C2TES_SOFT2_WIDTH 16
#define ESF_DZ_C2TES_SOFT1_LBN 16
#define ESF_DZ_C2TES_SOFT1_WIDTH 16
#define ESF_DZ_C2TES_SOFT0_LBN 0
#define ESF_DZ_C2TES_SOFT0_WIDTH 16
/* ES_FF_UMSG_DL2CPU_DESC_FETCH */
#define ESF_DZ_D2CDF_REFL_DSCR_HW_WPTR_LBN 64
#define ESF_DZ_D2CDF_REFL_DSCR_HW_WPTR_WIDTH 12
#define ESF_DZ_D2CDF_FAIL_LBN 48
#define ESF_DZ_D2CDF_FAIL_WIDTH 1
#define ESF_DZ_D2CDF_QID_LBN 32
#define ESF_DZ_D2CDF_QID_WIDTH 11
#define ESF_DZ_D2CDF_NUM_DESC_LBN 16
#define ESF_DZ_D2CDF_NUM_DESC_WIDTH 7
#define ESF_DZ_D2CDF_NEW_DSCR_HW_RPTR_LBN 0
#define ESF_DZ_D2CDF_NEW_DSCR_HW_RPTR_WIDTH 12
/* ES_FF_UMSG_DL2CPU_GPRD */
#define ESF_DZ_D2CG_BIU_ARGS_LBN 0
#define ESF_DZ_D2CG_BIU_ARGS_WIDTH 14
/* ES_FF_UMSG_DPCPU_PACER_TXQ_D_R_I_REQ */
#define ESF_DZ_FRM_LEN_LBN 16
#define ESF_DZ_FRM_LEN_WIDTH 15
#define ESF_DZ_TXQ_ID_LBN 0
#define ESF_DZ_TXQ_ID_WIDTH 10
/* ES_FF_UMSG_PACER_BKT_TBL_RD_REQ */
#define ESF_DZ_BKT_ID_LBN 0
#define ESF_DZ_BKT_ID_WIDTH 10
/* ES_FF_UMSG_PACER_BKT_TBL_RD_RSP */
#define ESF_DZ_DUE_TIME_LBN 80
#define ESF_DZ_DUE_TIME_WIDTH 16
#define ESF_DZ_LAST_FILL_TIME_LBN 64
#define ESF_DZ_LAST_FILL_TIME_WIDTH 16
#define ESF_DZ_RATE_REC_LBN 48
#define ESF_DZ_RATE_REC_WIDTH 16
#define ESF_DZ_RATE_LBN 32
#define ESF_DZ_RATE_WIDTH 16
#define ESF_DZ_FILL_LEVEL_LBN 16
#define ESF_DZ_FILL_LEVEL_WIDTH 16
#define ESF_DZ_IDLE_LBN 15
#define ESF_DZ_IDLE_WIDTH 1
#define ESF_DZ_USED_LBN 14
#define ESF_DZ_USED_WIDTH 1
#define ESF_DZ_MAX_FILL_REG_LBN 12
#define ESF_DZ_MAX_FILL_REG_WIDTH 2
#define ESF_DZ_BKT_ID_LBN 0
#define ESF_DZ_BKT_ID_WIDTH 10
/* ES_FF_UMSG_PACER_BKT_TBL_WR_REQ */
#define ESF_DZ_RATE_REC_LBN 48
#define ESF_DZ_RATE_REC_WIDTH 16
#define ESF_DZ_RATE_LBN 32
#define ESF_DZ_RATE_WIDTH 16
#define ESF_DZ_FILL_LEVEL_LBN 16
#define ESF_DZ_FILL_LEVEL_WIDTH 16
#define ESF_DZ_IDLE_LBN 15
#define ESF_DZ_IDLE_WIDTH 1
#define ESF_DZ_USED_LBN 14
#define ESF_DZ_USED_WIDTH 1
#define ESF_DZ_MAX_FILL_REG_LBN 12
#define ESF_DZ_MAX_FILL_REG_WIDTH 2
#define ESF_DZ_BKT_ID_LBN 0
#define ESF_DZ_BKT_ID_WIDTH 10
/* ES_FF_UMSG_PACER_TXQ_TBL_RD_REQ */
#define ESF_DZ_TXQ_ID_LBN 0
#define ESF_DZ_TXQ_ID_WIDTH 10
/* ES_FF_UMSG_PACER_TXQ_TBL_RD_RSP */
#define ESF_DZ_MAX_BKT2_LBN 112
#define ESF_DZ_MAX_BKT2_WIDTH 10
#define ESF_DZ_MAX_BKT1_LBN 96
#define ESF_DZ_MAX_BKT1_WIDTH 10
#define ESF_DZ_MAX_BKT0_LBN 80
#define ESF_DZ_MAX_BKT0_WIDTH 10
#define ESF_DZ_MIN_BKT_LBN 64
#define ESF_DZ_MIN_BKT_WIDTH 10
#define ESF_DZ_LABEL_LBN 48
#define ESF_DZ_LABEL_WIDTH 4
#define ESF_DZ_PQ_FLAGS_LBN 32
#define ESF_DZ_PQ_FLAGS_WIDTH 3
#define ESF_DZ_DSBL_LBN 16
#define ESF_DZ_DSBL_WIDTH 1
#define ESF_DZ_TXQ_ID_LBN 0
#define ESF_DZ_TXQ_ID_WIDTH 10
/* ES_FF_UMSG_PACER_TXQ_TBL_WR_REQ */
#define ESF_DZ_MAX_BKT2_LBN 112
#define ESF_DZ_MAX_BKT2_WIDTH 10
#define ESF_DZ_MAX_BKT1_LBN 96
#define ESF_DZ_MAX_BKT1_WIDTH 10
#define ESF_DZ_MAX_BKT0_LBN 80
#define ESF_DZ_MAX_BKT0_WIDTH 10
#define ESF_DZ_MIN_BKT_LBN 64
#define ESF_DZ_MIN_BKT_WIDTH 10
#define ESF_DZ_LABEL_LBN 48
#define ESF_DZ_LABEL_WIDTH 4
#define ESF_DZ_PQ_FLAGS_LBN 32
#define ESF_DZ_PQ_FLAGS_WIDTH 3
#define ESF_DZ_DSBL_LBN 16
#define ESF_DZ_DSBL_WIDTH 1
#define ESF_DZ_TXQ_ID_LBN 0
#define ESF_DZ_TXQ_ID_WIDTH 10
/* ES_FF_UMSG_PE */
#define ESF_DZ_PE_PKT_OFST_LBN 47
#define ESF_DZ_PE_PKT_OFST_WIDTH 17
#define ESF_DZ_PE_PEDIT_DELTA_LBN 40
#define ESF_DZ_PE_PEDIT_DELTA_WIDTH 8
#define ESF_DZ_PE_PYLOAD_OFST_LBN 32
#define ESF_DZ_PE_PYLOAD_OFST_WIDTH 8
#define ESF_DZ_PE_L4_HDR_OFST_LBN 24
#define ESF_DZ_PE_L4_HDR_OFST_WIDTH 8
#define ESF_DZ_PE_L3_HDR_OFST_LBN 16
#define ESF_DZ_PE_L3_HDR_OFST_WIDTH 8
#define ESF_DZ_PE_HAVE_UDP_HDR_LBN 5
#define ESF_DZ_PE_HAVE_UDP_HDR_WIDTH 1
#define ESF_DZ_PE_HAVE_TCP_HDR_LBN 4
#define ESF_DZ_PE_HAVE_TCP_HDR_WIDTH 1
#define ESF_DZ_PE_HAVE_IPV6_HDR_LBN 3
#define ESF_DZ_PE_HAVE_IPV6_HDR_WIDTH 1
#define ESF_DZ_PE_HAVE_IPV4_HDR_LBN 2
#define ESF_DZ_PE_HAVE_IPV4_HDR_WIDTH 1
#define ESF_DZ_PE_HAVE_FCOE_LBN 1
#define ESF_DZ_PE_HAVE_FCOE_WIDTH 1
#define ESF_DZ_PE_PARSE_INCOMP_LBN 0
#define ESF_DZ_PE_PARSE_INCOMP_WIDTH 1
/* ES_FF_UMSG_RXDP_EGR2CPU_SOFT */
#define ESF_DZ_RE2CS_SOFT3_LBN 48
#define ESF_DZ_RE2CS_SOFT3_WIDTH 16
#define ESF_DZ_RE2CS_SOFT2_LBN 32
#define ESF_DZ_RE2CS_SOFT2_WIDTH 16
#define ESF_DZ_RE2CS_SOFT1_LBN 16
#define ESF_DZ_RE2CS_SOFT1_WIDTH 16
#define ESF_DZ_RE2CS_SOFT0_LBN 0
#define ESF_DZ_RE2CS_SOFT0_WIDTH 16
/* ES_FF_UMSG_RXDP_INGR2CPU */
#define ESF_DZ_RI2C_QUEUE_ID_LBN 224
#define ESF_DZ_RI2C_QUEUE_ID_WIDTH 11
#define ESF_DZ_RI2C_LEN_LBN 208
#define ESF_DZ_RI2C_LEN_WIDTH 16
#define ESF_DZ_RI2C_L4_CLASS_LBN 205
#define ESF_DZ_RI2C_L4_CLASS_WIDTH 3
#define ESF_DZ_RI2C_L3_CLASS_LBN 202
#define ESF_DZ_RI2C_L3_CLASS_WIDTH 3
#define ESF_DZ_RI2C_ETHTAG_CLASS_LBN 199
#define ESF_DZ_RI2C_ETHTAG_CLASS_WIDTH 3
#define ESF_DZ_RI2C_ETHBASE_CLASS_LBN 196
#define ESF_DZ_RI2C_ETHBASE_CLASS_WIDTH 3
#define ESF_DZ_RI2C_MAC_CLASS_LBN 195
#define ESF_DZ_RI2C_MAC_CLASS_WIDTH 1
#define ESF_DZ_RI2C_PKT_OFST_LBN 176
#define ESF_DZ_RI2C_PKT_OFST_WIDTH 16
#define ESF_DZ_RI2C_PEDIT_DELTA_LBN 168
#define ESF_DZ_RI2C_PEDIT_DELTA_WIDTH 8
#define ESF_DZ_RI2C_PYLOAD_OFST_LBN 160
#define ESF_DZ_RI2C_PYLOAD_OFST_WIDTH 8
#define ESF_DZ_RI2C_L4_HDR_OFST_LBN 152
#define ESF_DZ_RI2C_L4_HDR_OFST_WIDTH 8
#define ESF_DZ_RI2C_L3_HDR_OFST_LBN 144
#define ESF_DZ_RI2C_L3_HDR_OFST_WIDTH 8
#define ESF_DZ_RI2C_HAVE_UDP_HDR_LBN 133
#define ESF_DZ_RI2C_HAVE_UDP_HDR_WIDTH 1
#define ESF_DZ_RI2C_HAVE_TCP_HDR_LBN 132
#define ESF_DZ_RI2C_HAVE_TCP_HDR_WIDTH 1
#define ESF_DZ_RI2C_HAVE_IPV6_HDR_LBN 131
#define ESF_DZ_RI2C_HAVE_IPV6_HDR_WIDTH 1
#define ESF_DZ_RI2C_HAVE_IPV4_HDR_LBN 130
#define ESF_DZ_RI2C_HAVE_IPV4_HDR_WIDTH 1
#define ESF_DZ_RI2C_HAVE_FCOE_LBN 129
#define ESF_DZ_RI2C_HAVE_FCOE_WIDTH 1
#define ESF_DZ_RI2C_PARSE_INCOMP_LBN 128
#define ESF_DZ_RI2C_PARSE_INCOMP_WIDTH 1
#define ESF_DZ_RI2C_EFINFO_WRD3_LBN 112
#define ESF_DZ_RI2C_EFINFO_WRD3_WIDTH 16
#define ESF_DZ_RI2C_EFINFO_WRD2_LBN 96
#define ESF_DZ_RI2C_EFINFO_WRD2_WIDTH 16
#define ESF_DZ_RI2C_EFINFO_WRD1_LBN 80
#define ESF_DZ_RI2C_EFINFO_WRD1_WIDTH 16
#define ESF_DZ_RI2C_EFINFO_WRD0_LBN 64
#define ESF_DZ_RI2C_EFINFO_WRD0_WIDTH 16
#define ESF_DZ_RI2C_FINFO_WRD3_LBN 48
#define ESF_DZ_RI2C_FINFO_WRD3_WIDTH 16
#define ESF_DZ_RI2C_FINFO_WRD2_LBN 32
#define ESF_DZ_RI2C_FINFO_WRD2_WIDTH 16
#define ESF_DZ_RI2C_FINFO_WRD1_LBN 16
#define ESF_DZ_RI2C_FINFO_WRD1_WIDTH 16
#define ESF_DZ_RI2C_FINFO_SRCDST_LBN 0
#define ESF_DZ_RI2C_FINFO_SRCDST_WIDTH 16
/* ES_FF_UMSG_SMC2CPU_BUFLKUP */
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW0_LBN 0
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW0_WIDTH 32
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW1_LBN 32
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW1_WIDTH 16
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_LBN 0
#define ESF_DZ_S2CB_ENCODED_PAGE_ADDR_WIDTH 48
#define ESF_DZ_S2CB_FAIL_LBN 32
#define ESF_DZ_S2CB_FAIL_WIDTH 1
/* ES_FF_UMSG_SMC2CPU_DESCRD */
#define ESF_DZ_S2CD_BUF_LEN_LBN 112
#define ESF_DZ_S2CD_BUF_LEN_WIDTH 14
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW0_LBN 64
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW0_WIDTH 32
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW1_LBN 96
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW1_WIDTH 16
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_LBN 64
#define ESF_DZ_S2CD_ENCODED_HOST_ADDR_WIDTH 48
#define ESF_DZ_S2CD_CONT_LBN 16
#define ESF_DZ_S2CD_CONT_WIDTH 1
#define ESF_DZ_S2CD_TYPE_LBN 0
#define ESF_DZ_S2CD_TYPE_WIDTH 1
/* ES_FF_UMSG_SMC2CPU_GPRD */
#define ESF_DZ_S2CG_DATA_DW0_LBN 64
#define ESF_DZ_S2CG_DATA_DW0_WIDTH 32
#define ESF_DZ_S2CG_DATA_DW1_LBN 96
#define ESF_DZ_S2CG_DATA_DW1_WIDTH 32
#define ESF_DZ_S2CG_DATA_LBN 64
#define ESF_DZ_S2CG_DATA_WIDTH 64
#define ESF_DZ_S2CG_SOFT_LBN 48
#define ESF_DZ_S2CG_SOFT_WIDTH 4
#define ESF_DZ_S2CG_FAIL_LBN 32
#define ESF_DZ_S2CG_FAIL_WIDTH 1
/* ES_FF_UMSG_TXDP_DMA2CPU_PKTRDY */
#define ESF_DZ_TD2CP_L4_CLASS_LBN 250
#define ESF_DZ_TD2CP_L4_CLASS_WIDTH 3
#define ESF_DZ_TD2CP_L3_CLASS_LBN 247
#define ESF_DZ_TD2CP_L3_CLASS_WIDTH 3
#define ESF_DZ_TD2CP_ETHTAG_CLASS_LBN 244
#define ESF_DZ_TD2CP_ETHTAG_CLASS_WIDTH 3
#define ESF_DZ_TD2CP_ETHBASE_CLASS_LBN 241
#define ESF_DZ_TD2CP_ETHBASE_CLASS_WIDTH 3
#define ESF_DZ_TD2CP_MAC_CLASS_LBN 240
#define ESF_DZ_TD2CP_MAC_CLASS_WIDTH 1
#define ESF_DZ_TD2CP_PCIE_ERR_OR_ABORT_LBN 239
#define ESF_DZ_TD2CP_PCIE_ERR_OR_ABORT_WIDTH 1
#define ESF_DZ_TD2CP_PKT_ABORT_LBN 238
#define ESF_DZ_TD2CP_PKT_ABORT_WIDTH 1
#define ESF_DZ_TD2CP_SOFT_LBN 224
#define ESF_DZ_TD2CP_SOFT_WIDTH 14
#define ESF_DZ_TD2CP_DESC_IDX_LBN 208
#define ESF_DZ_TD2CP_DESC_IDX_WIDTH 16
#define ESF_DZ_TD2CP_PKT_LEN_LBN 192
#define ESF_DZ_TD2CP_PKT_LEN_WIDTH 16
#define ESF_DZ_TD2CP_PKT_OFFST_OR_FIRST_DESC_IDX_LBN 176
#define ESF_DZ_TD2CP_PKT_OFFST_OR_FIRST_DESC_IDX_WIDTH 7
#define ESF_DZ_TD2CP_PEDIT_DELTA_LBN 168
#define ESF_DZ_TD2CP_PEDIT_DELTA_WIDTH 8
#define ESF_DZ_TD2CP_PYLOAD_OFST_LBN 160
#define ESF_DZ_TD2CP_PYLOAD_OFST_WIDTH 8
#define ESF_DZ_TD2CP_L4_HDR_OFST_LBN 152
#define ESF_DZ_TD2CP_L4_HDR_OFST_WIDTH 8
#define ESF_DZ_TD2CP_L3_HDR_OFST_LBN 144
#define ESF_DZ_TD2CP_L3_HDR_OFST_WIDTH 8
#define ESF_DZ_TD2CP_IS_UDP_LBN 133
#define ESF_DZ_TD2CP_IS_UDP_WIDTH 1
#define ESF_DZ_TD2CP_IS_TCP_LBN 132
#define ESF_DZ_TD2CP_IS_TCP_WIDTH 1
#define ESF_DZ_TD2CP_IS_IPV6_LBN 131
#define ESF_DZ_TD2CP_IS_IPV6_WIDTH 1
#define ESF_DZ_TD2CP_IS_IPV4_LBN 130
#define ESF_DZ_TD2CP_IS_IPV4_WIDTH 1
#define ESF_DZ_TD2CP_IS_FCOE_LBN 129
#define ESF_DZ_TD2CP_IS_FCOE_WIDTH 1
#define ESF_DZ_TD2CP_PARSE_INCOMP_LBN 128
#define ESF_DZ_TD2CP_PARSE_INCOMP_WIDTH 1
#define ESF_DZ_TD2CP_EFINFO_WRD3_LBN 112
#define ESF_DZ_TD2CP_EFINFO_WRD3_WIDTH 16
#define ESF_DZ_TD2CP_EFINFO_WRD2_LBN 96
#define ESF_DZ_TD2CP_EFINFO_WRD2_WIDTH 16
#define ESF_DZ_TD2CP_EFINFO_WRD1_LBN 80
#define ESF_DZ_TD2CP_EFINFO_WRD1_WIDTH 16
#define ESF_DZ_TD2CP_EFINFO_WRD0_LBN 64
#define ESF_DZ_TD2CP_EFINFO_WRD0_WIDTH 16
#define ESF_DZ_TD2CP_FINFO_WRD3_LBN 48
#define ESF_DZ_TD2CP_FINFO_WRD3_WIDTH 16
#define ESF_DZ_TD2CP_FINFO_WRD2_LBN 32
#define ESF_DZ_TD2CP_FINFO_WRD2_WIDTH 16
#define ESF_DZ_TD2CP_FINFO_WRD1_LBN 16
#define ESF_DZ_TD2CP_FINFO_WRD1_WIDTH 16
#define ESF_DZ_TD2CP_FINFO_SRCDST_LBN 0
#define ESF_DZ_TD2CP_FINFO_SRCDST_WIDTH 16
/* ES_FF_UMSG_TXDP_DMA2CPU_SOFT */
#define ESF_DZ_TD2CS_SOFT3_LBN 48
#define ESF_DZ_TD2CS_SOFT3_WIDTH 16
#define ESF_DZ_TD2CS_SOFT2_LBN 32
#define ESF_DZ_TD2CS_SOFT2_WIDTH 16
#define ESF_DZ_TD2CS_SOFT1_LBN 16
#define ESF_DZ_TD2CS_SOFT1_WIDTH 16
#define ESF_DZ_TD2CS_SOFT0_LBN 0
#define ESF_DZ_TD2CS_SOFT0_WIDTH 16
/* ES_FF_UMSG_TXDP_EGR2CPU_SOFT */
#define ESF_DZ_TE2CS_SOFT3_LBN 48
#define ESF_DZ_TE2CS_SOFT3_WIDTH 16
#define ESF_DZ_TE2CS_SOFT2_LBN 32
#define ESF_DZ_TE2CS_SOFT2_WIDTH 16
#define ESF_DZ_TE2CS_SOFT1_LBN 16
#define ESF_DZ_TE2CS_SOFT1_WIDTH 16
#define ESF_DZ_TE2CS_SOFT0_LBN 0
#define ESF_DZ_TE2CS_SOFT0_WIDTH 16
/* ES_FF_UMSG_VICTL2CPU */
#define ESF_DZ_V2C_DESC_WORD3_LBN 112
#define ESF_DZ_V2C_DESC_WORD3_WIDTH 17
#define ESF_DZ_V2C_DESC_WORD2_LBN 96
#define ESF_DZ_V2C_DESC_WORD2_WIDTH 16
#define ESF_DZ_V2C_DESC_WORD1_LBN 80
#define ESF_DZ_V2C_DESC_WORD1_WIDTH 16
#define ESF_DZ_V2C_DESC_WORD0_LBN 64
#define ESF_DZ_V2C_DESC_WORD0_WIDTH 16
#define ESF_DZ_V2C_NEW_DSCR_WPTR_LBN 32
#define ESF_DZ_V2C_NEW_DSCR_WPTR_WIDTH 12
#define ESF_DZ_V2C_DESC_PUSH_LBN 16
#define ESF_DZ_V2C_DESC_PUSH_WIDTH 1
/* ES_LUE_DB_MATCH_ENTRY */
#define ESF_DZ_LUE_DSCRMNTR_LBN 140
#define ESF_DZ_LUE_DSCRMNTR_WIDTH 6
#define ESF_DZ_LUE_MATCH_VAL_DW0_LBN 44
#define ESF_DZ_LUE_MATCH_VAL_DW0_WIDTH 32
#define ESF_DZ_LUE_MATCH_VAL_DW1_LBN 76
#define ESF_DZ_LUE_MATCH_VAL_DW1_WIDTH 32
#define ESF_DZ_LUE_MATCH_VAL_DW2_LBN 108
#define ESF_DZ_LUE_MATCH_VAL_DW2_WIDTH 32
#define ESF_DZ_LUE_MATCH_VAL_LBN 44
#define ESF_DZ_LUE_MATCH_VAL_WIDTH 96
#define ESF_DZ_LUE_ME_SOFT_LBN 35
#define ESF_DZ_LUE_ME_SOFT_WIDTH 9
#define ESF_DZ_LUE_TX_MCAST_LBN 33
#define ESF_DZ_LUE_TX_MCAST_WIDTH 2
#define ESF_DZ_LUE_TX_DOMAIN_LBN 25
#define ESF_DZ_LUE_TX_DOMAIN_WIDTH 8
#define ESF_DZ_LUE_RX_MCAST_LBN 24
#define ESF_DZ_LUE_RX_MCAST_WIDTH 1
#define ESE_DZ_LUE_MULTI 1
#define ESE_DZ_LUE_SINGLE 0
#define ESF_DZ_LUE_RCPNTR_LBN 0
#define ESF_DZ_LUE_RCPNTR_WIDTH 24
/* ES_LUE_DB_NONMATCH_ENTRY */
#define ESF_DZ_LUE_DSCRMNTR_LBN 140
#define ESF_DZ_LUE_DSCRMNTR_WIDTH 6
#define ESF_DZ_LUE_TERMINAL_LBN 139
#define ESF_DZ_LUE_TERMINAL_WIDTH 1
#define ESF_DZ_LUE_LAST_LBN 138
#define ESF_DZ_LUE_LAST_WIDTH 1
#define ESF_DZ_LUE_NE_SOFT_LBN 137
#define ESF_DZ_LUE_NE_SOFT_WIDTH 1
#define ESF_DZ_LUE_RCPNTR_NUM_LBN 134
#define ESF_DZ_LUE_RCPNTR_NUM_WIDTH 3
#define ESF_DZ_LUE_RCPNTR0_LBN 110
#define ESF_DZ_LUE_RCPNTR0_WIDTH 24
#define ESF_DZ_LUE_RCPNTR1_LBN 86
#define ESF_DZ_LUE_RCPNTR1_WIDTH 24
#define ESF_DZ_LUE_RCPNTR2_LBN 62
#define ESF_DZ_LUE_RCPNTR2_WIDTH 24
#define ESF_DZ_LUE_RCPNTR3_LBN 38
#define ESF_DZ_LUE_RCPNTR3_WIDTH 24
#define ESF_DZ_LUE_RCPNTR4_LBN 14
#define ESF_DZ_LUE_RCPNTR4_WIDTH 24
#define ESF_DZ_LUE_RCPNTR_NE_PTR_LBN 0
#define ESF_DZ_LUE_RCPNTR_NE_PTR_WIDTH 14
/* ES_LUE_MC_DIRECT_REQUEST_MSG */
#define ESF_DZ_MC2L_DR_PAD_DW0_LBN 22
#define ESF_DZ_MC2L_DR_PAD_DW0_WIDTH 32
#define ESF_DZ_MC2L_DR_PAD_DW1_LBN 54
#define ESF_DZ_MC2L_DR_PAD_DW1_WIDTH 32
#define ESF_DZ_MC2L_DR_PAD_DW2_LBN 86
#define ESF_DZ_MC2L_DR_PAD_DW2_WIDTH 32
#define ESF_DZ_MC2L_DR_PAD_DW3_LBN 118
#define ESF_DZ_MC2L_DR_PAD_DW3_WIDTH 32
#define ESF_DZ_MC2L_DR_PAD_DW4_LBN 150
#define ESF_DZ_MC2L_DR_PAD_DW4_WIDTH 18
#define ESF_DZ_MC2L_DR_PAD_LBN 22
#define ESF_DZ_MC2L_DR_PAD_WIDTH 146
#define ESF_DZ_MC2L_DR_ADDR_LBN 8
#define ESF_DZ_MC2L_DR_ADDR_WIDTH 14
#define ESF_DZ_MC2L_DR_THREAD_ID_LBN 5
#define ESF_DZ_MC2L_DR_THREAD_ID_WIDTH 3
#define ESF_DZ_MC2L_DR_CLIENT_ID_LBN 2
#define ESF_DZ_MC2L_DR_CLIENT_ID_WIDTH 3
#define ESF_DZ_MC2L_DR_OP_LBN 0
#define ESF_DZ_MC2L_DR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_DIRECT_RESPONSE_MSG */
#define ESF_DZ_L2MC_DR_PAD_LBN 146
#define ESF_DZ_L2MC_DR_PAD_WIDTH 8
#define ESF_DZ_L2MC_DR_RCPNT_PTR_LBN 132
#define ESF_DZ_L2MC_DR_RCPNT_PTR_WIDTH 14
#define ESF_DZ_L2MC_DR_RCPNT4_LBN 108
#define ESF_DZ_L2MC_DR_RCPNT4_WIDTH 24
#define ESF_DZ_L2MC_DR_RCPNT3_LBN 84
#define ESF_DZ_L2MC_DR_RCPNT3_WIDTH 24
#define ESF_DZ_L2MC_DR_RCPNT2_LBN 60
#define ESF_DZ_L2MC_DR_RCPNT2_WIDTH 24
#define ESF_DZ_L2MC_DR_RCPNT1_LBN 36
#define ESF_DZ_L2MC_DR_RCPNT1_WIDTH 24
#define ESF_DZ_L2MC_DR_RCPNT0_LBN 12
#define ESF_DZ_L2MC_DR_RCPNT0_WIDTH 24
#define ESF_DZ_L2MC_DR_RCPNT_NUM_LBN 9
#define ESF_DZ_L2MC_DR_RCPNT_NUM_WIDTH 3
#define ESF_DZ_L2MC_DR_LAST_LBN 8
#define ESF_DZ_L2MC_DR_LAST_WIDTH 1
#define ESF_DZ_L2MC_DR_THREAD_ID_LBN 5
#define ESF_DZ_L2MC_DR_THREAD_ID_WIDTH 3
#define ESF_DZ_L2MC_DR_CLIENT_ID_LBN 2
#define ESF_DZ_L2MC_DR_CLIENT_ID_WIDTH 3
#define ESF_DZ_L2MC_DR_OP_LBN 0
#define ESF_DZ_L2MC_DR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_GP_RD_REQUEST_MSG */
#define ESF_DZ_MC2L_GPR_PAD_DW0_LBN 22
#define ESF_DZ_MC2L_GPR_PAD_DW0_WIDTH 32
#define ESF_DZ_MC2L_GPR_PAD_DW1_LBN 54
#define ESF_DZ_MC2L_GPR_PAD_DW1_WIDTH 32
#define ESF_DZ_MC2L_GPR_PAD_DW2_LBN 86
#define ESF_DZ_MC2L_GPR_PAD_DW2_WIDTH 32
#define ESF_DZ_MC2L_GPR_PAD_DW3_LBN 118
#define ESF_DZ_MC2L_GPR_PAD_DW3_WIDTH 32
#define ESF_DZ_MC2L_GPR_PAD_DW4_LBN 150
#define ESF_DZ_MC2L_GPR_PAD_DW4_WIDTH 18
#define ESF_DZ_MC2L_GPR_PAD_LBN 22
#define ESF_DZ_MC2L_GPR_PAD_WIDTH 146
#define ESF_DZ_MC2L_GPR_ADDR_LBN 8
#define ESF_DZ_MC2L_GPR_ADDR_WIDTH 14
#define ESF_DZ_MC2L_GPR_THREAD_ID_LBN 5
#define ESF_DZ_MC2L_GPR_THREAD_ID_WIDTH 3
#define ESF_DZ_MC2L_GPR_CLIENT_ID_LBN 2
#define ESF_DZ_MC2L_GPR_CLIENT_ID_WIDTH 3
#define ESF_DZ_MC2L_GPR_OP_LBN 0
#define ESF_DZ_MC2L_GPR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_GP_RD_RESPONSE_MSG */
#define ESF_DZ_L2MC_GPR_DATA_DW0_LBN 8
#define ESF_DZ_L2MC_GPR_DATA_DW0_WIDTH 32
#define ESF_DZ_L2MC_GPR_DATA_DW1_LBN 40
#define ESF_DZ_L2MC_GPR_DATA_DW1_WIDTH 32
#define ESF_DZ_L2MC_GPR_DATA_DW2_LBN 72
#define ESF_DZ_L2MC_GPR_DATA_DW2_WIDTH 32
#define ESF_DZ_L2MC_GPR_DATA_DW3_LBN 104
#define ESF_DZ_L2MC_GPR_DATA_DW3_WIDTH 32
#define ESF_DZ_L2MC_GPR_DATA_DW4_LBN 136
#define ESF_DZ_L2MC_GPR_DATA_DW4_WIDTH 18
#define ESF_DZ_L2MC_GPR_DATA_LBN 8
#define ESF_DZ_L2MC_GPR_DATA_WIDTH 146
#define ESF_DZ_L2MC_GPR_THREAD_ID_LBN 5
#define ESF_DZ_L2MC_GPR_THREAD_ID_WIDTH 3
#define ESF_DZ_L2MC_GPR_CLIENT_ID_LBN 2
#define ESF_DZ_L2MC_GPR_CLIENT_ID_WIDTH 3
#define ESF_DZ_L2MC_GPR_OP_LBN 0
#define ESF_DZ_L2MC_GPR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_GP_WR_REQUEST_MSG */
#define ESF_DZ_MC2L_GPW_DATA_DW0_LBN 22
#define ESF_DZ_MC2L_GPW_DATA_DW0_WIDTH 32
#define ESF_DZ_MC2L_GPW_DATA_DW1_LBN 54
#define ESF_DZ_MC2L_GPW_DATA_DW1_WIDTH 32
#define ESF_DZ_MC2L_GPW_DATA_DW2_LBN 86
#define ESF_DZ_MC2L_GPW_DATA_DW2_WIDTH 32
#define ESF_DZ_MC2L_GPW_DATA_DW3_LBN 118
#define ESF_DZ_MC2L_GPW_DATA_DW3_WIDTH 32
#define ESF_DZ_MC2L_GPW_DATA_DW4_LBN 150
#define ESF_DZ_MC2L_GPW_DATA_DW4_WIDTH 18
#define ESF_DZ_MC2L_GPW_DATA_LBN 22
#define ESF_DZ_MC2L_GPW_DATA_WIDTH 146
#define ESF_DZ_MC2L_GPW_ADDR_LBN 8
#define ESF_DZ_MC2L_GPW_ADDR_WIDTH 14
#define ESF_DZ_MC2L_GPW_THREAD_ID_LBN 5
#define ESF_DZ_MC2L_GPW_THREAD_ID_WIDTH 3
#define ESF_DZ_MC2L_GPW_CLIENT_ID_LBN 2
#define ESF_DZ_MC2L_GPW_CLIENT_ID_WIDTH 3
#define ESF_DZ_MC2L_GPW_OP_LBN 0
#define ESF_DZ_MC2L_GPW_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_MATCH_REQUEST_MSG */
#define ESF_DZ_MC2L_MR_PAD_LBN 137
#define ESF_DZ_MC2L_MR_PAD_WIDTH 31
#define ESF_DZ_MC2L_MR_HASH2_LBN 124
#define ESF_DZ_MC2L_MR_HASH2_WIDTH 13
#define ESF_DZ_MC2L_MR_HASH1_LBN 110
#define ESF_DZ_MC2L_MR_HASH1_WIDTH 14
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW0_LBN 14
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW0_WIDTH 32
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW1_LBN 46
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW1_WIDTH 32
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW2_LBN 78
#define ESF_DZ_MC2L_MR_MATCH_BITS_DW2_WIDTH 32
#define ESF_DZ_MC2L_MR_MATCH_BITS_LBN 14
#define ESF_DZ_MC2L_MR_MATCH_BITS_WIDTH 96
#define ESF_DZ_MC2L_MR_DSCRMNTR_LBN 8
#define ESF_DZ_MC2L_MR_DSCRMNTR_WIDTH 6
#define ESF_DZ_MC2L_MR_THREAD_ID_LBN 5
#define ESF_DZ_MC2L_MR_THREAD_ID_WIDTH 3
#define ESF_DZ_MC2L_MR_CLIENT_ID_LBN 2
#define ESF_DZ_MC2L_MR_CLIENT_ID_WIDTH 3
#define ESF_DZ_MC2L_MR_OP_LBN 0
#define ESF_DZ_MC2L_MR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MC_MATCH_RESPONSE_MSG */
#define ESF_DZ_L2MC_MR_PAD_DW0_LBN 53
#define ESF_DZ_L2MC_MR_PAD_DW0_WIDTH 32
#define ESF_DZ_L2MC_MR_PAD_DW1_LBN 85
#define ESF_DZ_L2MC_MR_PAD_DW1_WIDTH 32
#define ESF_DZ_L2MC_MR_PAD_DW2_LBN 117
#define ESF_DZ_L2MC_MR_PAD_DW2_WIDTH 32
#define ESF_DZ_L2MC_MR_PAD_DW3_LBN 149
#define ESF_DZ_L2MC_MR_PAD_DW3_WIDTH 5
#define ESF_DZ_L2MC_MR_PAD_LBN 53
#define ESF_DZ_L2MC_MR_PAD_WIDTH 101
#define ESF_DZ_L2MC_MR_LUE_RCPNT_LBN 29
#define ESF_DZ_L2MC_MR_LUE_RCPNT_WIDTH 24
#define ESF_DZ_L2MC_MR_RX_MCAST_LBN 28
#define ESF_DZ_L2MC_MR_RX_MCAST_WIDTH 1
#define ESF_DZ_L2MC_MR_TX_DOMAIN_LBN 20
#define ESF_DZ_L2MC_MR_TX_DOMAIN_WIDTH 8
#define ESF_DZ_L2MC_MR_TX_MCAST_LBN 18
#define ESF_DZ_L2MC_MR_TX_MCAST_WIDTH 2
#define ESF_DZ_L2MC_MR_SOFT_LBN 9
#define ESF_DZ_L2MC_MR_SOFT_WIDTH 9
#define ESF_DZ_L2MC_MR_MATCH_LBN 8
#define ESF_DZ_L2MC_MR_MATCH_WIDTH 1
#define ESF_DZ_L2MC_MR_THREAD_ID_LBN 5
#define ESF_DZ_L2MC_MR_THREAD_ID_WIDTH 3
#define ESF_DZ_L2MC_MR_CLIENT_ID_LBN 2
#define ESF_DZ_L2MC_MR_CLIENT_ID_WIDTH 3
#define ESF_DZ_L2MC_MR_OP_LBN 0
#define ESF_DZ_L2MC_MR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_BASE_REQ */
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW0_LBN 8
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW0_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW1_LBN 40
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW1_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW2_LBN 72
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW2_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW3_LBN 104
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW3_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW4_LBN 136
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW4_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_LBN 8
#define ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_WIDTH 160
#define ESF_DZ_LUE_HW_REQ_BASE_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_REQ_BASE_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_REQ_BASE_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_REQ_BASE_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_REQ_BASE_OP_LBN 0
#define ESF_DZ_LUE_HW_REQ_BASE_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_BASE_RESP */
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW0_LBN 8
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW0_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW1_LBN 40
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW1_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW2_LBN 72
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW2_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW3_LBN 104
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW3_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW4_LBN 136
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW4_WIDTH 18
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_LBN 8
#define ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_WIDTH 146
#define ESF_DZ_LUE_HW_RSP_BASE_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_RSP_BASE_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_RSP_BASE_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_RSP_BASE_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_RSP_BASE_OP_LBN 0
#define ESF_DZ_LUE_HW_RSP_BASE_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_DIRECT_REQ */
#define ESF_DZ_LUE_HW_REQ_DIR_ADDR_LBN 8
#define ESF_DZ_LUE_HW_REQ_DIR_ADDR_WIDTH 14
#define ESF_DZ_LUE_HW_REQ_DIR_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_REQ_DIR_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_REQ_DIR_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_REQ_DIR_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_REQ_DIR_OP_LBN 0
#define ESF_DZ_LUE_HW_REQ_DIR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_DIRECT_RESP */
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT_PTR_LBN 132
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT_PTR_WIDTH 14
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT4_LBN 108
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT4_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT3_LBN 84
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT3_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT2_LBN 60
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT2_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT1_LBN 36
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT1_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT0_LBN 12
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT0_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT_NUM_LBN 9
#define ESF_DZ_LUE_HW_RSP_DIR_RCPNT_NUM_WIDTH 3
#define ESF_DZ_LUE_HW_RSP_DIR_LAST_LBN 8
#define ESF_DZ_LUE_HW_RSP_DIR_LAST_WIDTH 1
#define ESF_DZ_LUE_HW_RSP_DIR_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_RSP_DIR_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_RSP_DIR_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_RSP_DIR_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_RSP_DIR_OP_LBN 0
#define ESF_DZ_LUE_HW_RSP_DIR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_GP_RD_REQ */
#define ESF_DZ_LUE_HW_REQ_GPRD_ADDR_LBN 8
#define ESF_DZ_LUE_HW_REQ_GPRD_ADDR_WIDTH 14
#define ESF_DZ_LUE_HW_REQ_GPRD_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_REQ_GPRD_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_REQ_GPRD_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_REQ_GPRD_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_REQ_GPRD_OP_LBN 0
#define ESF_DZ_LUE_HW_REQ_GPRD_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_GP_RD_RESP */
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW0_LBN 8
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW0_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW1_LBN 40
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW1_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW2_LBN 72
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW2_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW3_LBN 104
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW3_WIDTH 32
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW4_LBN 136
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW4_WIDTH 18
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_LBN 8
#define ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_WIDTH 146
#define ESF_DZ_LUE_HW_RSP_GPRD_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_RSP_GPRD_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_RSP_GPRD_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_RSP_GPRD_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_RSP_GPRD_OP_LBN 0
#define ESF_DZ_LUE_HW_RSP_GPRD_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_GP_WR_REQ */
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW0_LBN 22
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW0_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW1_LBN 54
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW1_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW2_LBN 86
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW2_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW3_LBN 118
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW3_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW4_LBN 150
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW4_WIDTH 18
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_LBN 22
#define ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_WIDTH 146
#define ESF_DZ_LUE_HW_REQ_GPWR_ADDR_LBN 8
#define ESF_DZ_LUE_HW_REQ_GPWR_ADDR_WIDTH 14
#define ESF_DZ_LUE_HW_REQ_GPWR_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_REQ_GPWR_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_REQ_GPWR_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_REQ_GPWR_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_REQ_GPWR_OP_LBN 0
#define ESF_DZ_LUE_HW_REQ_GPWR_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_MATCH_REQ */
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_REQ_COUNT_LBN 137
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_REQ_COUNT_WIDTH 8
#define ESF_DZ_LUE_HW_REQ_MATCH_HASH2_LBN 124
#define ESF_DZ_LUE_HW_REQ_MATCH_HASH2_WIDTH 13
#define ESF_DZ_LUE_HW_REQ_MATCH_HASH1_LBN 110
#define ESF_DZ_LUE_HW_REQ_MATCH_HASH1_WIDTH 14
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW0_LBN 14
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW0_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW1_LBN 46
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW1_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW2_LBN 78
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW2_WIDTH 32
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_LBN 14
#define ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_WIDTH 96
#define ESF_DZ_LUE_HW_REQ_MATCH_DSCRMNTR_LBN 8
#define ESF_DZ_LUE_HW_REQ_MATCH_DSCRMNTR_WIDTH 6
#define ESF_DZ_LUE_HW_REQ_MATCH_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_REQ_MATCH_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_REQ_MATCH_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_REQ_MATCH_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_REQ_MATCH_OP_LBN 0
#define ESF_DZ_LUE_HW_REQ_MATCH_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_MSG_MATCH_RESP */
#define ESF_DZ_LUE_HW_RSP_MATCH_LUE_RCPNT_LBN 29
#define ESF_DZ_LUE_HW_RSP_MATCH_LUE_RCPNT_WIDTH 24
#define ESF_DZ_LUE_HW_RSP_MATCH_RX_MCAST_LBN 28
#define ESF_DZ_LUE_HW_RSP_MATCH_RX_MCAST_WIDTH 1
#define ESF_DZ_LUE_HW_RSP_MATCH_TX_DOMAIN_LBN 20
#define ESF_DZ_LUE_HW_RSP_MATCH_TX_DOMAIN_WIDTH 8
#define ESF_DZ_LUE_HW_RSP_MATCH_TX_MCAST_LBN 18
#define ESF_DZ_LUE_HW_RSP_MATCH_TX_MCAST_WIDTH 2
#define ESF_DZ_LUE_HW_RSP_MATCH_SOFT_LBN 9
#define ESF_DZ_LUE_HW_RSP_MATCH_SOFT_WIDTH 9
#define ESF_DZ_LUE_HW_RSP_MATCH_MATCH_LBN 8
#define ESF_DZ_LUE_HW_RSP_MATCH_MATCH_WIDTH 1
#define ESF_DZ_LUE_HW_RSP_MATCH_THREAD_ID_LBN 5
#define ESF_DZ_LUE_HW_RSP_MATCH_THREAD_ID_WIDTH 3
#define ESF_DZ_LUE_HW_RSP_MATCH_CLIENT_ID_LBN 2
#define ESF_DZ_LUE_HW_RSP_MATCH_CLIENT_ID_WIDTH 3
#define ESE_DZ_LUE_MC_ID 7
#define ESE_DZ_LUE_MATCH_REQ_FIFO_ID 3
#define ESE_DZ_LUE_TX_DICPU_ID 1
#define ESE_DZ_LUE_RX_DICPU_ID 0
#define ESF_DZ_LUE_HW_RSP_MATCH_OP_LBN 0
#define ESF_DZ_LUE_HW_RSP_MATCH_OP_WIDTH 2
#define ESE_DZ_LUE_GP_WR 3
#define ESE_DZ_LUE_GP_RD 2
#define ESE_DZ_LUE_DIR_REQ 1
#define ESE_DZ_LUE_MATCH_REQ 0
/* ES_LUE_RCPNTR_TYPE */
#define ESF_DZ_LUE_RXQ_LBN 14
#define ESF_DZ_LUE_RXQ_WIDTH 10
#define ESF_DZ_LUE_RSS_INFO_LBN 8
#define ESF_DZ_LUE_RSS_INFO_WIDTH 6
#define ESF_DZ_LUE_DEST_LBN 5
#define ESF_DZ_LUE_DEST_WIDTH 3
#define ESF_DZ_LUE_SOFT_LBN 0
#define ESF_DZ_LUE_SOFT_WIDTH 5
/* ES_LUE_UMSG_LU2DI_HASH_RESP */
#define ESF_DZ_L2DHR_LASTREC_ENTRY_STATUS_LBN 50
#define ESF_DZ_L2DHR_LASTREC_ENTRY_STATUS_WIDTH 1
#define ESF_DZ_L2DHR_MULTITYPE_STATUS_LBN 50
#define ESF_DZ_L2DHR_MULTITYPE_STATUS_WIDTH 1
#define ESF_DZ_L2DHR_LASTREC_STATUS_LBN 49
#define ESF_DZ_L2DHR_LASTREC_STATUS_WIDTH 1
#define ESF_DZ_L2DHR_MATCH_STATUS_LBN 48
#define ESF_DZ_L2DHR_MATCH_STATUS_WIDTH 1
#define ESF_DZ_L2DHR_HASH_LBN 0
#define ESF_DZ_L2DHR_HASH_WIDTH 32
/* ES_LUE_UMSG_LU2DI_RXLU_MULTI_MATCH_RESP */
#define ESF_DZ_L2DRMMR_SOFT_LBN 112
#define ESF_DZ_L2DRMMR_SOFT_WIDTH 9
#define ESF_DZ_L2DRMMR_RCPNTR_PTR_LBN 96
#define ESF_DZ_L2DRMMR_RCPNTR_PTR_WIDTH 14
#define ESF_DZ_L2DRMMR_TX_MCAST_LBN 80
#define ESF_DZ_L2DRMMR_TX_MCAST_WIDTH 2
#define ESF_DZ_L2DRMMR_MULTITYPE_STATUS_LBN 67
#define ESF_DZ_L2DRMMR_MULTITYPE_STATUS_WIDTH 1
#define ESF_DZ_L2DRMMR_LASTREC_ENTRY_STATUS_LBN 66
#define ESF_DZ_L2DRMMR_LASTREC_ENTRY_STATUS_WIDTH 1
#define ESF_DZ_L2DRMMR_LASTREC_STATUS_LBN 65
#define ESF_DZ_L2DRMMR_LASTREC_STATUS_WIDTH 1
#define ESF_DZ_L2DRMMR_MATCH_STATUS_LBN 64
#define ESF_DZ_L2DRMMR_MATCH_STATUS_WIDTH 1
/* ES_LUE_UMSG_LU2DI_RXLU_MULTI_RECORD_RESP */
#define ESF_DZ_L2DRMRR_SOFT_LBN 112
#define ESF_DZ_L2DRMRR_SOFT_WIDTH 9
#define ESF_DZ_L2DRMRR_RCPNTR_PTR_LBN 96
#define ESF_DZ_L2DRMRR_RCPNTR_PTR_WIDTH 14
#define ESF_DZ_L2DRMRR_RCPNTR_NUM_LBN 80
#define ESF_DZ_L2DRMRR_RCPNTR_NUM_WIDTH 3
#define ESF_DZ_L2DRMRR_MULTITYPE_STATUS_LBN 67
#define ESF_DZ_L2DRMRR_MULTITYPE_STATUS_WIDTH 1
#define ESF_DZ_L2DRMRR_LASTREC_ENTRY_STATUS_LBN 66
#define ESF_DZ_L2DRMRR_LASTREC_ENTRY_STATUS_WIDTH 1
#define ESF_DZ_L2DRMRR_LASTREC_STATUS_LBN 65
#define ESF_DZ_L2DRMRR_LASTREC_STATUS_WIDTH 1
#define ESF_DZ_L2DRMRR_MATCH_STATUS_LBN 64
#define ESF_DZ_L2DRMRR_MATCH_STATUS_WIDTH 1
#define ESF_DZ_L2DRMRR_RCPNTR_SOFT_LBN 48
#define ESF_DZ_L2DRMRR_RCPNTR_SOFT_WIDTH 6
#define ESF_DZ_L2DRMRR_RCPNTR_RSS_INFO_LBN 32
#define ESF_DZ_L2DRMRR_RCPNTR_RSS_INFO_WIDTH 5
#define ESF_DZ_L2DRMRR_RCPNTR_RXQ_LBN 16
#define ESF_DZ_L2DRMRR_RCPNTR_RXQ_WIDTH 10
#define ESF_DZ_L2DRMRR_HOST_LBN 7
#define ESF_DZ_L2DRMRR_HOST_WIDTH 1
#define ESF_DZ_L2DRMRR_MC_LBN 6
#define ESF_DZ_L2DRMRR_MC_WIDTH 1
#define ESF_DZ_L2DRMRR_PORT0_MAC_LBN 5
#define ESF_DZ_L2DRMRR_PORT0_MAC_WIDTH 1
#define ESF_DZ_L2DRMRR_PORT1_MAC_LBN 4
#define ESF_DZ_L2DRMRR_PORT1_MAC_WIDTH 1
/* ES_LUE_UMSG_LU2DI_RXLU_SINGLE_MATCH_RESP */
#define ESF_DZ_L2DRSMR_MULTITYPE_STATUS_LBN 67
#define ESF_DZ_L2DRSMR_MULTITYPE_STATUS_WIDTH 1
#define ESF_DZ_L2DRSMR_LASTREC_ENTRY_STATUS_LBN 66
#define ESF_DZ_L2DRSMR_LASTREC_ENTRY_STATUS_WIDTH 1
#define ESF_DZ_L2DRSMR_LASTREC_STATUS_LBN 65
#define ESF_DZ_L2DRSMR_LASTREC_STATUS_WIDTH 1
#define ESF_DZ_L2DRSMR_MATCH_STATUS_LBN 64
#define ESF_DZ_L2DRSMR_MATCH_STATUS_WIDTH 1
#define ESF_DZ_L2DRSMR_RCPNTR_SOFT_LBN 48
#define ESF_DZ_L2DRSMR_RCPNTR_SOFT_WIDTH 6
#define ESF_DZ_L2DRSMR_RCPNTR_RSS_INFO_LBN 32
#define ESF_DZ_L2DRSMR_RCPNTR_RSS_INFO_WIDTH 5
#define ESF_DZ_L2DRSMR_RCPNTR_RXQ_LBN 16
#define ESF_DZ_L2DRSMR_RCPNTR_RXQ_WIDTH 10
#define ESF_DZ_L2DRSMR_HOST_LBN 7
#define ESF_DZ_L2DRSMR_HOST_WIDTH 1
#define ESF_DZ_L2DRSMR_MC_LBN 6
#define ESF_DZ_L2DRSMR_MC_WIDTH 1
#define ESF_DZ_L2DRSMR_PORT0_MAC_LBN 5
#define ESF_DZ_L2DRSMR_PORT0_MAC_WIDTH 1
#define ESF_DZ_L2DRSMR_PORT1_MAC_LBN 4
#define ESF_DZ_L2DRSMR_PORT1_MAC_WIDTH 1
/* ES_LUE_UMSG_LU2DI_TXLU_MATCH_RESP */
#define ESF_DZ_L2DTMR_RCPNTR_SOFT_LBN 112
#define ESF_DZ_L2DTMR_RCPNTR_SOFT_WIDTH 6
#define ESF_DZ_L2DTMR_RCPNTR_RSS_INFO_LBN 96
#define ESF_DZ_L2DTMR_RCPNTR_RSS_INFO_WIDTH 5
#define ESF_DZ_L2DTMR_RCPNTR__RXQ_LBN 80
#define ESF_DZ_L2DTMR_RCPNTR__RXQ_WIDTH 10
#define ESF_DZ_L2DTMR_MULTITYPE_STATUS_LBN 67
#define ESF_DZ_L2DTMR_MULTITYPE_STATUS_WIDTH 1
#define ESF_DZ_L2DTMR_LASTREC_ENTRY_STATUS_LBN 66
#define ESF_DZ_L2DTMR_LASTREC_ENTRY_STATUS_WIDTH 1
#define ESF_DZ_L2DTMR_LASTREC_STATUS_LBN 65
#define ESF_DZ_L2DTMR_LASTREC_STATUS_WIDTH 1
#define ESF_DZ_L2DTMR_MATCH_STATUS_LBN 64
#define ESF_DZ_L2DTMR_MATCH_STATUS_WIDTH 1
#define ESF_DZ_L2DTMR_ME_SOFT_LBN 48
#define ESF_DZ_L2DTMR_ME_SOFT_WIDTH 9
#define ESF_DZ_L2DTMR_TX_MCAST_LBN 32
#define ESF_DZ_L2DTMR_TX_MCAST_WIDTH 2
#define ESF_DZ_L2DTMR_TX_DOMAIN_LBN 16
#define ESF_DZ_L2DTMR_TX_DOMAIN_WIDTH 8
#define ESF_DZ_L2DTMR_PORT1_MAC_LBN 6
#define ESF_DZ_L2DTMR_PORT1_MAC_WIDTH 1
#define ESF_DZ_L2DTMR_PMEM_LBN 6
#define ESF_DZ_L2DTMR_PMEM_WIDTH 1
#define ESF_DZ_L2DTMR_PORT0_MAC_LBN 5
#define ESF_DZ_L2DTMR_PORT0_MAC_WIDTH 1
/* ES_MC_EVENT */
#define ESF_DZ_MC_CODE_LBN 60
#define ESF_DZ_MC_CODE_WIDTH 4
#define ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN 59
#define ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH 1
#define ESF_DZ_MC_DROP_EVENT_LBN 58
#define ESF_DZ_MC_DROP_EVENT_WIDTH 1
#define ESF_DZ_MC_SOFT_DW0_LBN 0
#define ESF_DZ_MC_SOFT_DW0_WIDTH 32
#define ESF_DZ_MC_SOFT_DW1_LBN 32
#define ESF_DZ_MC_SOFT_DW1_WIDTH 26
#define ESF_DZ_MC_SOFT_LBN 0
#define ESF_DZ_MC_SOFT_WIDTH 58
/* ES_MC_XGMAC_FLTR_RULE_DEF */
#define ESF_DZ_MC_XFRC_MODE_LBN 416
#define ESF_DZ_MC_XFRC_MODE_WIDTH 1
#define ESE_DZ_MC_XFRC_MODE_LAYERED 1
#define ESE_DZ_MC_XFRC_MODE_SIMPLE 0
#define ESF_DZ_MC_XFRC_HASH_LBN 384
#define ESF_DZ_MC_XFRC_HASH_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW0_LBN 256
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW0_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW1_LBN 288
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW1_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW2_LBN 320
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW2_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW3_LBN 352
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW3_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_LBN 256
#define ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_WIDTH 128
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW0_LBN 128
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW0_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW1_LBN 160
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW1_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW2_LBN 192
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW2_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW3_LBN 224
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW3_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_LBN 128
#define ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_WIDTH 128
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW0_LBN 0
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW0_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW1_LBN 32
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW1_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW2_LBN 64
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW2_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW3_LBN 96
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW3_WIDTH 32
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_LBN 0
#define ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_WIDTH 128
/* ES_RX_EVENT */
#define ESF_DZ_RX_CODE_LBN 60
#define ESF_DZ_RX_CODE_WIDTH 4
#define ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN 59
#define ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH 1
#define ESF_DZ_RX_DROP_EVENT_LBN 58
#define ESF_DZ_RX_DROP_EVENT_WIDTH 1
#define ESF_DZ_RX_EV_RSVD2_LBN 54
#define ESF_DZ_RX_EV_RSVD2_WIDTH 4
#define ESF_DZ_RX_EV_SOFT2_LBN 52
#define ESF_DZ_RX_EV_SOFT2_WIDTH 2
#define ESF_DZ_RX_DSC_PTR_LBITS_LBN 48
#define ESF_DZ_RX_DSC_PTR_LBITS_WIDTH 4
#define ESF_DZ_RX_L4_CLASS_LBN 45
#define ESF_DZ_RX_L4_CLASS_WIDTH 3
#define ESE_DZ_L4_CLASS_RSVD7 7
#define ESE_DZ_L4_CLASS_RSVD6 6
#define ESE_DZ_L4_CLASS_RSVD5 5
#define ESE_DZ_L4_CLASS_RSVD4 4
#define ESE_DZ_L4_CLASS_RSVD3 3
#define ESE_DZ_L4_CLASS_UDP 2
#define ESE_DZ_L4_CLASS_TCP 1
#define ESE_DZ_L4_CLASS_UNKNOWN 0
#define ESF_DZ_RX_L3_CLASS_LBN 42
#define ESF_DZ_RX_L3_CLASS_WIDTH 3
#define ESE_DZ_L3_CLASS_RSVD7 7
#define ESE_DZ_L3_CLASS_IP6_FRAG 6
#define ESE_DZ_L3_CLASS_ARP 5
#define ESE_DZ_L3_CLASS_IP4_FRAG 4
#define ESE_DZ_L3_CLASS_FCOE 3
#define ESE_DZ_L3_CLASS_IP6 2
#define ESE_DZ_L3_CLASS_IP4 1
#define ESE_DZ_L3_CLASS_UNKNOWN 0
#define ESF_DZ_RX_ETH_TAG_CLASS_LBN 39
#define ESF_DZ_RX_ETH_TAG_CLASS_WIDTH 3
#define ESE_DZ_ETH_TAG_CLASS_RSVD7 7
#define ESE_DZ_ETH_TAG_CLASS_RSVD6 6
#define ESE_DZ_ETH_TAG_CLASS_RSVD5 5
#define ESE_DZ_ETH_TAG_CLASS_RSVD4 4
#define ESE_DZ_ETH_TAG_CLASS_RSVD3 3
#define ESE_DZ_ETH_TAG_CLASS_VLAN2 2
#define ESE_DZ_ETH_TAG_CLASS_VLAN1 1
#define ESE_DZ_ETH_TAG_CLASS_NONE 0
#define ESF_DZ_RX_ETH_BASE_CLASS_LBN 36
#define ESF_DZ_RX_ETH_BASE_CLASS_WIDTH 3
#define ESE_DZ_ETH_BASE_CLASS_LLC_SNAP 2
#define ESE_DZ_ETH_BASE_CLASS_LLC 1
#define ESE_DZ_ETH_BASE_CLASS_ETH2 0
#define ESF_DZ_RX_MAC_CLASS_LBN 35
#define ESF_DZ_RX_MAC_CLASS_WIDTH 1
#define ESE_DZ_MAC_CLASS_MCAST 1
#define ESE_DZ_MAC_CLASS_UCAST 0
#define ESF_DZ_RX_EV_SOFT1_LBN 32
#define ESF_DZ_RX_EV_SOFT1_WIDTH 3
#define ESF_DZ_RX_EV_RSVD1_LBN 31
#define ESF_DZ_RX_EV_RSVD1_WIDTH 1
#define ESF_DZ_RX_ABORT_LBN 30
#define ESF_DZ_RX_ABORT_WIDTH 1
#define ESF_DZ_RX_ECC_ERR_LBN 29
#define ESF_DZ_RX_ECC_ERR_WIDTH 1
#define ESF_DZ_RX_CRC1_ERR_LBN 28
#define ESF_DZ_RX_CRC1_ERR_WIDTH 1
#define ESF_DZ_RX_CRC0_ERR_LBN 27
#define ESF_DZ_RX_CRC0_ERR_WIDTH 1
#define ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN 26
#define ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH 1
#define ESF_DZ_RX_IPCKSUM_ERR_LBN 25
#define ESF_DZ_RX_IPCKSUM_ERR_WIDTH 1
#define ESF_DZ_RX_ECRC_ERR_LBN 24
#define ESF_DZ_RX_ECRC_ERR_WIDTH 1
#define ESF_DZ_RX_QLABEL_LBN 16
#define ESF_DZ_RX_QLABEL_WIDTH 5
#define ESF_DZ_RX_PARSE_INCOMPLETE_LBN 15
#define ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH 1
#define ESF_DZ_RX_CONT_LBN 14
#define ESF_DZ_RX_CONT_WIDTH 1
#define ESF_DZ_RX_BYTES_LBN 0
#define ESF_DZ_RX_BYTES_WIDTH 14
/* ES_RX_KER_DESC */
#define ESF_DZ_RX_KER_RESERVED_LBN 62
#define ESF_DZ_RX_KER_RESERVED_WIDTH 2
#define ESF_DZ_RX_KER_BYTE_CNT_LBN 48
#define ESF_DZ_RX_KER_BYTE_CNT_WIDTH 14
#define ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN 0
#define ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH 32
#define ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN 32
#define ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH 16
#define ESF_DZ_RX_KER_BUF_ADDR_LBN 0
#define ESF_DZ_RX_KER_BUF_ADDR_WIDTH 48
/* ES_RX_USER_DESC */
#define ESF_DZ_RX_USR_RESERVED_LBN 62
#define ESF_DZ_RX_USR_RESERVED_WIDTH 2
#define ESF_DZ_RX_USR_BYTE_CNT_LBN 48
#define ESF_DZ_RX_USR_BYTE_CNT_WIDTH 14
#define ESF_DZ_RX_USR_BUF_PAGE_SIZE_LBN 44
#define ESF_DZ_RX_USR_BUF_PAGE_SIZE_WIDTH 4
#define ESE_DZ_USR_BUF_PAGE_SZ_4MB 10
#define ESE_DZ_USR_BUF_PAGE_SZ_1MB 8
#define ESE_DZ_USR_BUF_PAGE_SZ_64KB 4
#define ESE_DZ_USR_BUF_PAGE_SZ_4KB 0
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_DW0_LBN 0
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_DW0_WIDTH 32
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_DW1_LBN 32
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_DW1_WIDTH 12
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_LBN 0
#define ESF_DZ_RX_USR_BUF_ID_OFFSET_WIDTH 44
#define ESF_DZ_RX_USR_4KBPS_BUF_ID_LBN 12
#define ESF_DZ_RX_USR_4KBPS_BUF_ID_WIDTH 32
#define ESF_DZ_RX_USR_64KBPS_BUF_ID_LBN 16
#define ESF_DZ_RX_USR_64KBPS_BUF_ID_WIDTH 28
#define ESF_DZ_RX_USR_1MBPS_BUF_ID_LBN 20
#define ESF_DZ_RX_USR_1MBPS_BUF_ID_WIDTH 24
#define ESF_DZ_RX_USR_4MBPS_BUF_ID_LBN 22
#define ESF_DZ_RX_USR_4MBPS_BUF_ID_WIDTH 22
#define ESF_DZ_RX_USR_4MBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_RX_USR_4MBPS_BYTE_OFFSET_WIDTH 22
#define ESF_DZ_RX_USR_1MBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_RX_USR_1MBPS_BYTE_OFFSET_WIDTH 20
#define ESF_DZ_RX_USR_64KBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_RX_USR_64KBPS_BYTE_OFFSET_WIDTH 16
#define ESF_DZ_RX_USR_4KBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_RX_USR_4KBPS_BYTE_OFFSET_WIDTH 12
/* ES_RX_U_QSTATE_TBL0_ENTRY */
#define ESF_DZ_RX_U_DC_FILL_LBN 112
#define ESF_DZ_RX_U_DC_FILL_WIDTH 7
#define ESF_DZ_RX_U_SOFT7_B1R1_0_LBN 112
#define ESF_DZ_RX_U_SOFT7_B1R1_0_WIDTH 7
#define ESF_DZ_RX_U_DSCR_HW_RPTR_LBN 96
#define ESF_DZ_RX_U_DSCR_HW_RPTR_WIDTH 12
#define ESF_DZ_RX_U_SOFT12_B1R2_0_LBN 96
#define ESF_DZ_RX_U_SOFT12_B1R2_0_WIDTH 12
#define ESF_DZ_RX_U_DC_RPTR_LBN 80
#define ESF_DZ_RX_U_DC_RPTR_WIDTH 6
#define ESF_DZ_RX_U_SOFT6_B1R1_0_LBN 80
#define ESF_DZ_RX_U_SOFT6_B1R1_0_WIDTH 6
#define ESF_DZ_RX_U_NOTIFY_PENDING_LBN 70
#define ESF_DZ_RX_U_NOTIFY_PENDING_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_6_LBN 70
#define ESF_DZ_RX_U_SOFT1_B1R0_6_WIDTH 1
#define ESF_DZ_RX_U_DATA_ACTIVE_LBN 69
#define ESF_DZ_RX_U_DATA_ACTIVE_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_5_LBN 69
#define ESF_DZ_RX_U_SOFT1_B1R0_5_WIDTH 1
#define ESF_DZ_RX_U_FAST_PATH_LBN 68
#define ESF_DZ_RX_U_FAST_PATH_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_4_LBN 68
#define ESF_DZ_RX_U_SOFT1_B1R0_4_WIDTH 1
#define ESF_DZ_RX_U_CHAIN_LBN 67
#define ESF_DZ_RX_U_CHAIN_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_3_LBN 67
#define ESF_DZ_RX_U_SOFT1_B1R0_3_WIDTH 1
#define ESF_DZ_RX_U_DESC_ACTIVE_LBN 66
#define ESF_DZ_RX_U_DESC_ACTIVE_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_2_LBN 66
#define ESF_DZ_RX_U_SOFT1_B1R0_2_WIDTH 1
#define ESF_DZ_RX_U_TIMESTAMP_LBN 65
#define ESF_DZ_RX_U_TIMESTAMP_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_1_LBN 65
#define ESF_DZ_RX_U_SOFT1_B1R0_1_WIDTH 1
#define ESF_DZ_RX_U_Q_ENABLE_LBN 64
#define ESF_DZ_RX_U_Q_ENABLE_WIDTH 1
#define ESF_DZ_RX_U_SOFT1_B1R0_0_LBN 64
#define ESF_DZ_RX_U_SOFT1_B1R0_0_WIDTH 1
#define ESF_DZ_RX_U_UPD_CRC_MODE_LBN 29
#define ESF_DZ_RX_U_UPD_CRC_MODE_WIDTH 3
#define ESE_DZ_C2RIP_FCOIP_MPA 5
#define ESE_DZ_C2RIP_FCOIP_FCOE 4
#define ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_C2RIP_ISCSI_HDR 2
#define ESE_DZ_C2RIP_FCOE 1
#define ESE_DZ_C2RIP_OFF 0
#define ESF_DZ_RX_U_SOFT16_B0R1_LBN 16
#define ESF_DZ_RX_U_SOFT16_B0R1_WIDTH 16
#define ESF_DZ_RX_U_BIU_ARGS_LBN 16
#define ESF_DZ_RX_U_BIU_ARGS_WIDTH 13
#define ESF_DZ_RX_U_EV_QID_LBN 5
#define ESF_DZ_RX_U_EV_QID_WIDTH 11
#define ESF_DZ_RX_U_SOFT16_B0R0_LBN 0
#define ESF_DZ_RX_U_SOFT16_B0R0_WIDTH 16
#define ESF_DZ_RX_U_EV_QLABEL_LBN 0
#define ESF_DZ_RX_U_EV_QLABEL_WIDTH 5
/* ES_RX_U_QSTATE_TBL1_ENTRY */
#define ESF_DZ_RX_U_DSCR_BASE_PAGE_ID_LBN 64
#define ESF_DZ_RX_U_DSCR_BASE_PAGE_ID_WIDTH 18
#define ESF_DZ_RX_U_SOFT18_B1R0_0_LBN 64
#define ESF_DZ_RX_U_SOFT18_B1R0_0_WIDTH 18
#define ESF_DZ_RX_U_QST1_SPARE_LBN 53
#define ESF_DZ_RX_U_QST1_SPARE_WIDTH 11
#define ESF_DZ_RX_U_SOFT16_B0R3_0_LBN 48
#define ESF_DZ_RX_U_SOFT16_B0R3_0_WIDTH 16
#define ESF_DZ_RX_U_NO_FLUSH_LBN 52
#define ESF_DZ_RX_U_NO_FLUSH_WIDTH 1
#define ESF_DZ_RX_U_HDR_SPLIT_LBN 51
#define ESF_DZ_RX_U_HDR_SPLIT_WIDTH 1
#define ESF_DZ_RX_U_DOORBELL_ENABLED_LBN 50
#define ESF_DZ_RX_U_DOORBELL_ENABLED_WIDTH 1
#define ESF_DZ_RX_U_WORK_PENDING_LBN 49
#define ESF_DZ_RX_U_WORK_PENDING_WIDTH 1
#define ESF_DZ_RX_U_ERROR_LBN 48
#define ESF_DZ_RX_U_ERROR_WIDTH 1
#define ESF_DZ_RX_U_DSCR_SW_WPTR_LBN 32
#define ESF_DZ_RX_U_DSCR_SW_WPTR_WIDTH 12
#define ESF_DZ_RX_U_SOFT12_B0R2_0_LBN 32
#define ESF_DZ_RX_U_SOFT12_B0R2_0_WIDTH 12
#define ESF_DZ_RX_U_OWNER_ID_LBN 16
#define ESF_DZ_RX_U_OWNER_ID_WIDTH 12
#define ESF_DZ_RX_U_SOFT12_B0R1_0_LBN 16
#define ESF_DZ_RX_U_SOFT12_B0R1_0_WIDTH 12
#define ESF_DZ_RX_U_DSCR_SIZE_LBN 0
#define ESF_DZ_RX_U_DSCR_SIZE_WIDTH 3
#define ESE_DZ_RX_DSCR_SIZE_512 7
#define ESE_DZ_RX_DSCR_SIZE_1K 6
#define ESE_DZ_RX_DSCR_SIZE_2K 5
#define ESE_DZ_RX_DSCR_SIZE_4K 4
#define ESF_DZ_RX_U_SOFT3_B0R0_0_LBN 0
#define ESF_DZ_RX_U_SOFT3_B0R0_0_WIDTH 3
/* ES_SGMII_DEV_PTNR_ABILITY_1000BX_MD */
#define ESF_DZ_SGMII_DPA_NXT_PG_LBN 15
#define ESF_DZ_SGMII_DPA_NXT_PG_WIDTH 1
#define ESF_DZ_SGMII_DPA_ACK_LBN 14
#define ESF_DZ_SGMII_DPA_ACK_WIDTH 1
#define ESF_DZ_SGMII_DPA_REMOTE_FLT_LBN 12
#define ESF_DZ_SGMII_DPA_REMOTE_FLT_WIDTH 2
#define ESE_DZ_SGMII_DPA_RF_AN_ERR 3
#define ESE_DZ_SGMII_DPA_RF_OFFLINE 2
#define ESE_DZ_SGMII_DPA_RF_LINK_FAIL 1
#define ESE_DZ_SGMII_DPA_RF_NONE 0
#define ESF_DZ_SGMII_DPA_PS_LBN 7
#define ESF_DZ_SGMII_DPA_PS_WIDTH 2
#define ESF_DZ_SGMII_DPA_HD_LBN 6
#define ESF_DZ_SGMII_DPA_HD_WIDTH 1
#define ESF_DZ_SGMII_DPA_FD_LBN 5
#define ESF_DZ_SGMII_DPA_FD_WIDTH 1
/* ES_SGMII_DEV_PTNR_ABILITY_SGMII_MD */
#define ESF_DZ_SGMII_DPA_CPR_LINK_STATE_LBN 15
#define ESF_DZ_SGMII_DPA_CPR_LINK_STATE_WIDTH 1
#define ESF_DZ_SGMII_DPA_ACK_LBN 14
#define ESF_DZ_SGMII_DPA_ACK_WIDTH 1
#define ESF_DZ_SGMII_CPR_BPLX_STS_LBN 12
#define ESF_DZ_SGMII_CPR_BPLX_STS_WIDTH 1
#define ESF_DZ_SGMII_DPA_COPPER_SPEED_LBN 10
#define ESF_DZ_SGMII_DPA_COPPER_SPEED_WIDTH 2
#define ESE_DZ_SGMII_DPA_CPR_1GBS 2
#define ESE_DZ_SGMII_DPA_CPR_100MBS 1
#define ESE_DZ_SGMII_DPA_CPR_10MBS 0
/* ES_SMC_BUFTBL_CNTRL_ENTRY */
#define ESF_DZ_SMC_SW_CNTXT_DW0_LBN 16
#define ESF_DZ_SMC_SW_CNTXT_DW0_WIDTH 32
#define ESF_DZ_SMC_SW_CNTXT_DW1_LBN 48
#define ESF_DZ_SMC_SW_CNTXT_DW1_WIDTH 24
#define ESF_DZ_SMC_SW_CNTXT_LBN 16
#define ESF_DZ_SMC_SW_CNTXT_WIDTH 56
#define ESF_DZ_SMC_PAGE_SIZE_LBN 12
#define ESF_DZ_SMC_PAGE_SIZE_WIDTH 4
#define ESF_DZ_SMC_OWNER_ID_LBN 0
#define ESF_DZ_SMC_OWNER_ID_WIDTH 12
/* ES_SMC_BUFTBL_TRANSL_ENTRY */
#define ESF_DZ_SMC_PAGE_INDEX0_DW0_LBN 36
#define ESF_DZ_SMC_PAGE_INDEX0_DW0_WIDTH 32
#define ESF_DZ_SMC_PAGE_INDEX0_DW1_LBN 68
#define ESF_DZ_SMC_PAGE_INDEX0_DW1_WIDTH 4
#define ESF_DZ_SMC_PAGE_INDEX0_LBN 36
#define ESF_DZ_SMC_PAGE_INDEX0_WIDTH 36
#define ESF_DZ_SMC_PAGE_INDEX1_DW0_LBN 0
#define ESF_DZ_SMC_PAGE_INDEX1_DW0_WIDTH 32
#define ESF_DZ_SMC_PAGE_INDEX1_DW1_LBN 32
#define ESF_DZ_SMC_PAGE_INDEX1_DW1_WIDTH 4
#define ESF_DZ_SMC_PAGE_INDEX1_LBN 0
#define ESF_DZ_SMC_PAGE_INDEX1_WIDTH 36
/* ES_SMC_DSCR_CACHE_ENTRY */
#define ESF_DZ_SMC_BTE_PAD_LBN 64
#define ESF_DZ_SMC_BTE_PAD_WIDTH 8
#define ESF_DZ_SMC_DSCR_DW0_LBN 0
#define ESF_DZ_SMC_DSCR_DW0_WIDTH 32
#define ESF_DZ_SMC_DSCR_DW1_LBN 32
#define ESF_DZ_SMC_DSCR_DW1_WIDTH 32
#define ESF_DZ_SMC_DSCR_LBN 0
#define ESF_DZ_SMC_DSCR_WIDTH 64
/* ES_SMC_GEN_STORAGE_ENTRY */
#define ESF_DZ_SMC_DATA_DW0_LBN 0
#define ESF_DZ_SMC_DATA_DW0_WIDTH 32
#define ESF_DZ_SMC_DATA_DW1_LBN 32
#define ESF_DZ_SMC_DATA_DW1_WIDTH 32
#define ESF_DZ_SMC_DATA_DW2_LBN 64
#define ESF_DZ_SMC_DATA_DW2_WIDTH 8
#define ESF_DZ_SMC_DATA_LBN 0
#define ESF_DZ_SMC_DATA_WIDTH 72
/* ES_SMC_MSG_BASE_REQ */
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW0_LBN 11
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW0_WIDTH 32
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW1_LBN 43
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW1_WIDTH 32
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW2_LBN 75
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW2_WIDTH 26
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_LBN 11
#define ESF_DZ_MC2S_BASE_REQ_MSG_DATA_WIDTH 90
#define ESF_DZ_MC2S_BASE_SOFT_LBN 7
#define ESF_DZ_MC2S_BASE_SOFT_WIDTH 4
#define ESF_DZ_MC2S_BASE_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_BASE_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_BASE_OP_LBN 0
#define ESF_DZ_MC2S_BASE_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_RESP_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_RESP_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_RESP_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_RESP_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
#define ESE_DZ_SMC_RESP_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_BUFTBL_LOOKUP_REQ */
#define ESF_DZ_MC2S_BL_BUF_ID_LBN 28
#define ESF_DZ_MC2S_BL_BUF_ID_WIDTH 18
#define ESF_DZ_MC2S_BL_EXP_PAGE_SIZE_LBN 24
#define ESF_DZ_MC2S_BL_EXP_PAGE_SIZE_WIDTH 4
#define ESE_DZ_SMC_PAGE_SIZE_4M 10
#define ESE_DZ_SMC_PAGE_SIZE_1M 8
#define ESE_DZ_SMC_PAGE_SIZE_64K 4
#define ESE_DZ_SMC_PAGE_SIZE_4K 0
#define ESF_DZ_MC2S_BL_EXP_OWNER_ID_LBN 12
#define ESF_DZ_MC2S_BL_EXP_OWNER_ID_WIDTH 12
#define ESF_DZ_MC2S_BL_REFLECT_LBN 11
#define ESF_DZ_MC2S_BL_REFLECT_WIDTH 1
#define ESF_DZ_MC2S_BL_SOFT_LBN 7
#define ESF_DZ_MC2S_BL_SOFT_WIDTH 4
#define ESF_DZ_MC2S_BL_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_BL_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_BL_OP_LBN 0
#define ESF_DZ_MC2S_BL_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_BUFTBL_LOOKUP_RESP */
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW0_LBN 12
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW0_WIDTH 32
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW1_LBN 44
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW1_WIDTH 4
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_LBN 12
#define ESF_DZ_S2MC_BL_BUFTBL_ENTRY_WIDTH 36
#define ESF_DZ_S2MC_BL_FAIL_LBN 11
#define ESF_DZ_S2MC_BL_FAIL_WIDTH 1
#define ESF_DZ_S2MC_BL_SOFT_LBN 7
#define ESF_DZ_S2MC_BL_SOFT_WIDTH 4
#define ESF_DZ_S2MC_BL_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_BL_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_BL_OP_LBN 0
#define ESF_DZ_S2MC_BL_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_DSCR_RD_REQ */
#define ESF_DZ_MC2S_DR_DSCR_OFST_LBN 24
#define ESF_DZ_MC2S_DR_DSCR_OFST_WIDTH 6
#define ESF_DZ_MC2S_DR_QID_LBN 13
#define ESF_DZ_MC2S_DR_QID_WIDTH 11
#define ESF_DZ_MC2S_DR_IS_TX_LBN 12
#define ESF_DZ_MC2S_DR_IS_TX_WIDTH 1
#define ESF_DZ_MC2S_DR_REFLECT_LBN 11
#define ESF_DZ_MC2S_DR_REFLECT_WIDTH 1
#define ESF_DZ_MC2S_DR_SOFT_LBN 7
#define ESF_DZ_MC2S_DR_SOFT_WIDTH 4
#define ESF_DZ_MC2S_DR_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_DR_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_DR_OP_LBN 0
#define ESF_DZ_MC2S_DR_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_DSCR_RD_RESP */
#define ESF_DZ_S2MC_DR_DSCR_DW0_LBN 12
#define ESF_DZ_S2MC_DR_DSCR_DW0_WIDTH 32
#define ESF_DZ_S2MC_DR_DSCR_DW1_LBN 44
#define ESF_DZ_S2MC_DR_DSCR_DW1_WIDTH 32
#define ESF_DZ_S2MC_DR_DSCR_LBN 12
#define ESF_DZ_S2MC_DR_DSCR_WIDTH 64
#define ESF_DZ_S2MC_DR_FAIL_LBN 11
#define ESF_DZ_S2MC_DR_FAIL_WIDTH 1
#define ESF_DZ_S2MC_DR_SOFT_LBN 7
#define ESF_DZ_S2MC_DR_SOFT_WIDTH 4
#define ESF_DZ_S2MC_DR_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_DR_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_DR_OP_LBN 0
#define ESF_DZ_S2MC_DR_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_DSCR_WR_REQ */
#define ESF_DZ_MC2S_DW_DSCR_DW0_LBN 30
#define ESF_DZ_MC2S_DW_DSCR_DW0_WIDTH 32
#define ESF_DZ_MC2S_DW_DSCR_DW1_LBN 62
#define ESF_DZ_MC2S_DW_DSCR_DW1_WIDTH 32
#define ESF_DZ_MC2S_DW_DSCR_LBN 30
#define ESF_DZ_MC2S_DW_DSCR_WIDTH 64
#define ESF_DZ_MC2S_DW_DSCR_OFST_LBN 24
#define ESF_DZ_MC2S_DW_DSCR_OFST_WIDTH 6
#define ESF_DZ_MC2S_DW_QID_LBN 13
#define ESF_DZ_MC2S_DW_QID_WIDTH 11
#define ESF_DZ_MC2S_DW_IS_TX_LBN 12
#define ESF_DZ_MC2S_DW_IS_TX_WIDTH 1
#define ESF_DZ_MC2S_DW_REFLECT_LBN 11
#define ESF_DZ_MC2S_DW_REFLECT_WIDTH 1
#define ESF_DZ_MC2S_DW_SOFT_LBN 7
#define ESF_DZ_MC2S_DW_SOFT_WIDTH 4
#define ESF_DZ_MC2S_DW_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_DW_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_DW_OP_LBN 0
#define ESF_DZ_MC2S_DW_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_DSCR_WR_RESP */
#define ESF_DZ_S2MC_DW_FAIL_LBN 11
#define ESF_DZ_S2MC_DW_FAIL_WIDTH 1
#define ESF_DZ_S2MC_DW_SOFT_LBN 7
#define ESF_DZ_S2MC_DW_SOFT_WIDTH 4
#define ESF_DZ_S2MC_DW_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_DW_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_DW_OP_LBN 0
#define ESF_DZ_S2MC_DW_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_RD_REQ */
#define ESF_DZ_MC2S_RD_ADDR_LBN 12
#define ESF_DZ_MC2S_RD_ADDR_WIDTH 17
#define ESF_DZ_MC2S_RD_REFLECT_LBN 11
#define ESF_DZ_MC2S_RD_REFLECT_WIDTH 1
#define ESF_DZ_MC2S_RD_SOFT_LBN 7
#define ESF_DZ_MC2S_RD_SOFT_WIDTH 4
#define ESF_DZ_MC2S_RD_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_RD_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_RD_OP_LBN 0
#define ESF_DZ_MC2S_RD_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_RD_RESP */
#define ESF_DZ_S2MC_RD_DATA_DW0_LBN 12
#define ESF_DZ_S2MC_RD_DATA_DW0_WIDTH 32
#define ESF_DZ_S2MC_RD_DATA_DW1_LBN 44
#define ESF_DZ_S2MC_RD_DATA_DW1_WIDTH 32
#define ESF_DZ_S2MC_RD_DATA_DW2_LBN 76
#define ESF_DZ_S2MC_RD_DATA_DW2_WIDTH 8
#define ESF_DZ_S2MC_RD_DATA_LBN 12
#define ESF_DZ_S2MC_RD_DATA_WIDTH 72
#define ESF_DZ_S2MC_RD_FAIL_LBN 11
#define ESF_DZ_S2MC_RD_FAIL_WIDTH 1
#define ESF_DZ_S2MC_RD_SOFT_LBN 7
#define ESF_DZ_S2MC_RD_SOFT_WIDTH 4
#define ESF_DZ_S2MC_RD_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_RD_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_RD_OP_LBN 0
#define ESF_DZ_S2MC_RD_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_RESP */
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW0_LBN 12
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW0_WIDTH 32
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW1_LBN 44
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW1_WIDTH 32
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW2_LBN 76
#define ESF_DZ_S2MC_BASE_RSP_DATA_DW2_WIDTH 8
#define ESF_DZ_S2MC_BASE_RSP_DATA_LBN 12
#define ESF_DZ_S2MC_BASE_RSP_DATA_WIDTH 72
#define ESF_DZ_S2MC_BASE_FAIL_LBN 11
#define ESF_DZ_S2MC_BASE_FAIL_WIDTH 1
#define ESF_DZ_S2MC_BASE_SOFT_LBN 7
#define ESF_DZ_S2MC_BASE_SOFT_WIDTH 4
#define ESF_DZ_S2MC_BASE_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_BASE_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_BASE_OP_LBN 0
#define ESF_DZ_S2MC_BASE_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_WR_REQ */
#define ESF_DZ_MC2S_WR_DATA_DW0_LBN 29
#define ESF_DZ_MC2S_WR_DATA_DW0_WIDTH 32
#define ESF_DZ_MC2S_WR_DATA_DW1_LBN 61
#define ESF_DZ_MC2S_WR_DATA_DW1_WIDTH 32
#define ESF_DZ_MC2S_WR_DATA_DW2_LBN 93
#define ESF_DZ_MC2S_WR_DATA_DW2_WIDTH 8
#define ESF_DZ_MC2S_WR_DATA_LBN 29
#define ESF_DZ_MC2S_WR_DATA_WIDTH 72
#define ESF_DZ_MC2S_WR_ADDR_LBN 12
#define ESF_DZ_MC2S_WR_ADDR_WIDTH 17
#define ESF_DZ_MC2S_WR_REFLECT_LBN 11
#define ESF_DZ_MC2S_WR_REFLECT_WIDTH 1
#define ESF_DZ_MC2S_WR_SOFT_LBN 7
#define ESF_DZ_MC2S_WR_SOFT_WIDTH 4
#define ESF_DZ_MC2S_WR_CLIENT_ID_LBN 3
#define ESF_DZ_MC2S_WR_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_MC2S_WR_OP_LBN 0
#define ESF_DZ_MC2S_WR_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_SMC_MSG_WR_RESP */
#define ESF_DZ_S2MC_WR_FAIL_LBN 11
#define ESF_DZ_S2MC_WR_FAIL_WIDTH 1
#define ESF_DZ_S2MC_WR_SOFT_LBN 7
#define ESF_DZ_S2MC_WR_SOFT_WIDTH 4
#define ESF_DZ_S2MC_WR_CLIENT_ID_LBN 3
#define ESF_DZ_S2MC_WR_CLIENT_ID_WIDTH 4
#define ESE_DZ_SMC_MACRO_ENGINE_ID 15
#define ESE_DZ_SMC_TX_DICPU_ID 14
#define ESE_DZ_SMC_RX_DICPU_ID 13
#define ESE_DZ_SMC_MC_ID 12
#define ESE_DZ_SMC_DL_ID 10
#define ESE_DZ_SMC_EV_ID 8
#define ESE_DZ_SMC_TX_DPCPU1_ID 5
#define ESE_DZ_SMC_TX_DPCPU0_ID 4
#define ESE_DZ_SMC_RX_DPCPU_ID 0
#define ESF_DZ_S2MC_WR_OP_LBN 0
#define ESF_DZ_S2MC_WR_OP_WIDTH 3
#define ESE_DZ_SMC_REQ_WR 4
#define ESE_DZ_SMC_REQ_RD 3
#define ESE_DZ_SMC_REQ_DSCR_WRITE 2
#define ESE_DZ_SMC_REQ_DSCR_READ 1
#define ESE_DZ_SMC_REQ_BUFTBL_LOOKUP 0
/* ES_TX_CSUM_TSTAMP_DESC */
#define ESF_DZ_TX_DESC_IS_OPT_LBN 63
#define ESF_DZ_TX_DESC_IS_OPT_WIDTH 1
#define ESF_DZ_TX_OPTION_TYPE_LBN 60
#define ESF_DZ_TX_OPTION_TYPE_WIDTH 3
#define ESE_DZ_TX_OPTION_DESC_TSO 7
#define ESE_DZ_TX_OPTION_DESC_VLAN 6
#define ESE_DZ_TX_OPTION_DESC_CRC_CSUM 0
#define ESF_DZ_TX_TIMESTAMP_LBN 5
#define ESF_DZ_TX_TIMESTAMP_WIDTH 1
#define ESF_DZ_TX_OPTION_CRC_MODE_LBN 2
#define ESF_DZ_TX_OPTION_CRC_MODE_WIDTH 3
#define ESE_DZ_TX_OPTION_CRC_FCOIP_MPA 5
#define ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE 4
#define ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_TX_OPTION_CRC_ISCSI_HDR 2
#define ESE_DZ_TX_OPTION_CRC_FCOE 1
#define ESE_DZ_TX_OPTION_CRC_OFF 0
#define ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN 1
#define ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH 1
#define ESF_DZ_TX_OPTION_IP_CSUM_LBN 0
#define ESF_DZ_TX_OPTION_IP_CSUM_WIDTH 1
/* ES_TX_EVENT */
#define ESF_DZ_TX_CODE_LBN 60
#define ESF_DZ_TX_CODE_WIDTH 4
#define ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN 59
#define ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH 1
#define ESF_DZ_TX_DROP_EVENT_LBN 58
#define ESF_DZ_TX_DROP_EVENT_WIDTH 1
#define ESF_DZ_TX_EV_RSVD_LBN 48
#define ESF_DZ_TX_EV_RSVD_WIDTH 10
#define ESF_DZ_TX_SOFT2_LBN 32
#define ESF_DZ_TX_SOFT2_WIDTH 16
#define ESF_DZ_TX_CAN_MERGE_LBN 31
#define ESF_DZ_TX_CAN_MERGE_WIDTH 1
#define ESF_DZ_TX_SOFT1_LBN 24
#define ESF_DZ_TX_SOFT1_WIDTH 7
#define ESF_DZ_TX_QLABEL_LBN 16
#define ESF_DZ_TX_QLABEL_WIDTH 5
#define ESF_DZ_TX_DESCR_INDX_LBN 0
#define ESF_DZ_TX_DESCR_INDX_WIDTH 16
/* ES_TX_KER_DESC */
#define ESF_DZ_TX_KER_TYPE_LBN 63
#define ESF_DZ_TX_KER_TYPE_WIDTH 1
#define ESF_DZ_TX_KER_CONT_LBN 62
#define ESF_DZ_TX_KER_CONT_WIDTH 1
#define ESF_DZ_TX_KER_BYTE_CNT_LBN 48
#define ESF_DZ_TX_KER_BYTE_CNT_WIDTH 14
#define ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN 0
#define ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH 32
#define ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN 32
#define ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH 16
#define ESF_DZ_TX_KER_BUF_ADDR_LBN 0
#define ESF_DZ_TX_KER_BUF_ADDR_WIDTH 48
/* ES_TX_PIO_DESC */
#define ESF_DZ_TX_PIO_TYPE_LBN 63
#define ESF_DZ_TX_PIO_TYPE_WIDTH 1
#define ESF_DZ_TX_PIO_OPT_LBN 60
#define ESF_DZ_TX_PIO_OPT_WIDTH 3
#define ESF_DZ_TX_PIO_CONT_LBN 59
#define ESF_DZ_TX_PIO_CONT_WIDTH 1
#define ESF_DZ_TX_PIO_BYTE_CNT_LBN 32
#define ESF_DZ_TX_PIO_BYTE_CNT_WIDTH 12
#define ESF_DZ_TX_PIO_BUF_ADDR_LBN 0
#define ESF_DZ_TX_PIO_BUF_ADDR_WIDTH 12
/* ES_TX_TSO_DESC */
#define ESF_DZ_TX_DESC_IS_OPT_LBN 63
#define ESF_DZ_TX_DESC_IS_OPT_WIDTH 1
#define ESF_DZ_TX_OPTION_TYPE_LBN 60
#define ESF_DZ_TX_OPTION_TYPE_WIDTH 3
#define ESE_DZ_TX_OPTION_DESC_TSO 7
#define ESE_DZ_TX_OPTION_DESC_VLAN 6
#define ESE_DZ_TX_OPTION_DESC_CRC_CSUM 0
#define ESF_DZ_TX_TSO_TCP_FLAGS_LBN 48
#define ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH 8
#define ESF_DZ_TX_TSO_IP_ID_LBN 32
#define ESF_DZ_TX_TSO_IP_ID_WIDTH 16
#define ESF_DZ_TX_TSO_TCP_SEQNO_LBN 0
#define ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH 32
/* ES_TX_USER_DESC */
#define ESF_DZ_TX_USR_TYPE_LBN 63
#define ESF_DZ_TX_USR_TYPE_WIDTH 1
#define ESF_DZ_TX_USR_CONT_LBN 62
#define ESF_DZ_TX_USR_CONT_WIDTH 1
#define ESF_DZ_TX_USR_BYTE_CNT_LBN 48
#define ESF_DZ_TX_USR_BYTE_CNT_WIDTH 14
#define ESF_DZ_TX_USR_BUF_PAGE_SIZE_LBN 44
#define ESF_DZ_TX_USR_BUF_PAGE_SIZE_WIDTH 4
#define ESE_DZ_USR_BUF_PAGE_SZ_4MB 10
#define ESE_DZ_USR_BUF_PAGE_SZ_1MB 8
#define ESE_DZ_USR_BUF_PAGE_SZ_64KB 4
#define ESE_DZ_USR_BUF_PAGE_SZ_4KB 0
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_DW0_LBN 0
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_DW0_WIDTH 32
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_DW1_LBN 32
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_DW1_WIDTH 12
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_LBN 0
#define ESF_DZ_TX_USR_BUF_ID_OFFSET_WIDTH 44
#define ESF_DZ_TX_USR_4KBPS_BUF_ID_LBN 12
#define ESF_DZ_TX_USR_4KBPS_BUF_ID_WIDTH 32
#define ESF_DZ_TX_USR_64KBPS_BUF_ID_LBN 16
#define ESF_DZ_TX_USR_64KBPS_BUF_ID_WIDTH 28
#define ESF_DZ_TX_USR_1MBPS_BUF_ID_LBN 20
#define ESF_DZ_TX_USR_1MBPS_BUF_ID_WIDTH 24
#define ESF_DZ_TX_USR_4MBPS_BUF_ID_LBN 22
#define ESF_DZ_TX_USR_4MBPS_BUF_ID_WIDTH 22
#define ESF_DZ_TX_USR_4MBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_TX_USR_4MBPS_BYTE_OFFSET_WIDTH 22
#define ESF_DZ_TX_USR_1MBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_TX_USR_1MBPS_BYTE_OFFSET_WIDTH 20
#define ESF_DZ_TX_USR_64KBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_TX_USR_64KBPS_BYTE_OFFSET_WIDTH 16
#define ESF_DZ_TX_USR_4KBPS_BYTE_OFFSET_LBN 0
#define ESF_DZ_TX_USR_4KBPS_BYTE_OFFSET_WIDTH 12
/* ES_TX_U_QSTATE_TBL0_ENTRY */
#define ESF_DZ_TX_U_DC_FILL_LBN 112
#define ESF_DZ_TX_U_DC_FILL_WIDTH 7
#define ESF_DZ_TX_U_SOFT7_B1R3_LBN 112
#define ESF_DZ_TX_U_SOFT7_B1R3_WIDTH 7
#define ESF_DZ_TX_U_DSCR_HW_RPTR_LBN 96
#define ESF_DZ_TX_U_DSCR_HW_RPTR_WIDTH 12
#define ESF_DZ_TX_U_SOFT12_B1R2_LBN 96
#define ESF_DZ_TX_U_SOFT12_B1R2_WIDTH 12
#define ESF_DZ_TX_U_DC_RPTR_LBN 80
#define ESF_DZ_TX_U_DC_RPTR_WIDTH 6
#define ESF_DZ_TX_U_SOFT6_B1R1_LBN 80
#define ESF_DZ_TX_U_SOFT6_B1R1_WIDTH 6
#define ESF_DZ_TX_U_CNTAG_LBN 68
#define ESF_DZ_TX_U_CNTAG_WIDTH 1
#define ESF_DZ_TX_U_SOFT5_B1R0_LBN 64
#define ESF_DZ_TX_U_SOFT5_B1R0_WIDTH 5
#define ESF_DZ_TX_U_TIMESTAMP_LBN 67
#define ESF_DZ_TX_U_TIMESTAMP_WIDTH 1
#define ESF_DZ_TX_U_PREFETCH_ACTIVE_LBN 66
#define ESF_DZ_TX_U_PREFETCH_ACTIVE_WIDTH 1
#define ESF_DZ_TX_U_PREFETCH_PENDING_LBN 65
#define ESF_DZ_TX_U_PREFETCH_PENDING_WIDTH 1
#define ESF_DZ_TX_U_DOORBELL_ENABLED_LBN 64
#define ESF_DZ_TX_U_DOORBELL_ENABLED_WIDTH 1
#define ESF_DZ_TX_U_UPD_UDPTCP_CSUM_MODE_LBN 33
#define ESF_DZ_TX_U_UPD_UDPTCP_CSUM_MODE_WIDTH 1
#define ESF_DZ_TX_U_SOFT2_B0R2_LBN 32
#define ESF_DZ_TX_U_SOFT2_B0R2_WIDTH 2
#define ESF_DZ_TX_U_UPD_IP_CSUM_MODE_LBN 32
#define ESF_DZ_TX_U_UPD_IP_CSUM_MODE_WIDTH 1
#define ESF_DZ_TX_U_UPD_CRC_MODE_LBN 29
#define ESF_DZ_TX_U_UPD_CRC_MODE_WIDTH 3
#define ESE_DZ_C2RIP_FCOIP_MPA 5
#define ESE_DZ_C2RIP_FCOIP_FCOE 4
#define ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD 3
#define ESE_DZ_C2RIP_ISCSI_HDR 2
#define ESE_DZ_C2RIP_FCOE 1
#define ESE_DZ_C2RIP_OFF 0
#define ESF_DZ_TX_U_SOFT16_B0R1_LBN 16
#define ESF_DZ_TX_U_SOFT16_B0R1_WIDTH 16
#define ESF_DZ_TX_U_BIU_ARGS_LBN 16
#define ESF_DZ_TX_U_BIU_ARGS_WIDTH 13
#define ESF_DZ_TX_U_EV_QID_LBN 5
#define ESF_DZ_TX_U_EV_QID_WIDTH 11
#define ESF_DZ_TX_U_SOFT16_B0R0_LBN 0
#define ESF_DZ_TX_U_SOFT16_B0R0_WIDTH 16
#define ESF_DZ_TX_U_EV_QLABEL_LBN 0
#define ESF_DZ_TX_U_EV_QLABEL_WIDTH 5
/* ES_TX_U_QSTATE_TBL1_ENTRY */
#define ESF_DZ_TX_U_DSCR_BASE_PAGE_ID_LBN 64
#define ESF_DZ_TX_U_DSCR_BASE_PAGE_ID_WIDTH 18
#define ESF_DZ_TX_U_SOFT18_B1R0_LBN 64
#define ESF_DZ_TX_U_SOFT18_B1R0_WIDTH 18
#define ESF_DZ_TX_U_SOFT16_B0R3_LBN 48
#define ESF_DZ_TX_U_SOFT16_B0R3_WIDTH 16
#define ESF_DZ_TX_U_EMERGENCY_FETCH_FAILED_LBN 56
#define ESF_DZ_TX_U_EMERGENCY_FETCH_FAILED_WIDTH 1
#define ESF_DZ_TX_U_PACER_BYPASS_OK_LBN 55
#define ESF_DZ_TX_U_PACER_BYPASS_OK_WIDTH 1
#define ESF_DZ_TX_U_STALE_DL_FETCH_LBN 54
#define ESF_DZ_TX_U_STALE_DL_FETCH_WIDTH 1
#define ESF_DZ_TX_U_ROLLBACK_IDX_REACHED_LBN 52
#define ESF_DZ_TX_U_ROLLBACK_IDX_REACHED_WIDTH 1
#define ESF_DZ_TX_U_ROLLBACK_ACTIVE_LBN 51
#define ESF_DZ_TX_U_ROLLBACK_ACTIVE_WIDTH 1
#define ESF_DZ_TX_U_QUEUE_PAUSED_LBN 50
#define ESF_DZ_TX_U_QUEUE_PAUSED_WIDTH 1
#define ESF_DZ_TX_U_QUEUE_ENABLED_LBN 49
#define ESF_DZ_TX_U_QUEUE_ENABLED_WIDTH 1
#define ESF_DZ_TX_U_FLUSH_PENDING_LBN 48
#define ESF_DZ_TX_U_FLUSH_PENDING_WIDTH 1
#define ESF_DZ_TX_U_DSCR_HW_WPTR_LBN 32
#define ESF_DZ_TX_U_DSCR_HW_WPTR_WIDTH 12
#define ESF_DZ_TX_U_SOFT12_B0R2_LBN 32
#define ESF_DZ_TX_U_SOFT12_B0R2_WIDTH 12
#define ESF_DZ_TX_U_OWNER_ID_LBN 16
#define ESF_DZ_TX_U_OWNER_ID_WIDTH 12
#define ESF_DZ_TX_U_SOFT12_B0R1_LBN 16
#define ESF_DZ_TX_U_SOFT12_B0R1_WIDTH 12
#define ESF_DZ_TX_U_DSCR_SIZE_LBN 13
#define ESF_DZ_TX_U_DSCR_SIZE_WIDTH 3
#define ESF_DZ_TX_U_SOFT3_B0R0_LBN 0
#define ESF_DZ_TX_U_SOFT3_B0R0_WIDTH 3
/* ES_TX_U_QSTATE_TBL2_ENTRY */
#define ESF_DZ_TX_FINFO_WRD3_LBN 48
#define ESF_DZ_TX_FINFO_WRD3_WIDTH 16
#define ESF_DZ_TX_FINFO_WRD2_LBN 32
#define ESF_DZ_TX_FINFO_WRD2_WIDTH 16
#define ESF_DZ_TX_FINFO_WRD1_LBN 16
#define ESF_DZ_TX_FINFO_WRD1_WIDTH 16
#define ESF_DZ_TX_FINFO_SRCDST_LBN 0
#define ESF_DZ_TX_FINFO_SRCDST_WIDTH 16
/* ES_TX_VLAN_DESC */
#define ESF_DZ_TX_DESC_IS_OPT_LBN 63
#define ESF_DZ_TX_DESC_IS_OPT_WIDTH 1
#define ESF_DZ_TX_OPTION_TYPE_LBN 60
#define ESF_DZ_TX_OPTION_TYPE_WIDTH 3
#define ESE_DZ_TX_OPTION_DESC_TSO 7
#define ESE_DZ_TX_OPTION_DESC_VLAN 6
#define ESE_DZ_TX_OPTION_DESC_CRC_CSUM 0
#define ESF_DZ_TX_VLAN_OP_LBN 32
#define ESF_DZ_TX_VLAN_OP_WIDTH 2
#define ESF_DZ_TX_VLAN_TAG2_LBN 16
#define ESF_DZ_TX_VLAN_TAG2_WIDTH 16
#define ESF_DZ_TX_VLAN_TAG1_LBN 0
#define ESF_DZ_TX_VLAN_TAG1_WIDTH 16
/* ES_b2t_cpl_rsp */
#define ESF_DZ_B2T_CPL_RSP_CPL_ECC_LBN 284
#define ESF_DZ_B2T_CPL_RSP_CPL_ECC_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_EOT_LBN 283
#define ESF_DZ_B2T_CPL_RSP_CPL_EOT_WIDTH 1
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW0_LBN 27
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW0_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW1_LBN 59
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW1_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW2_LBN 91
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW2_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW3_LBN 123
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW3_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW4_LBN 155
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW4_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW5_LBN 187
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW5_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW6_LBN 219
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW6_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW7_LBN 251
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW7_WIDTH 32
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_LBN 27
#define ESF_DZ_B2T_CPL_RSP_CPL_DATA_WIDTH 256
#define ESF_DZ_B2T_CPL_RSP_CPL_ERROR_LBN 26
#define ESF_DZ_B2T_CPL_RSP_CPL_ERROR_WIDTH 1
#define ESF_DZ_B2T_CPL_RSP_CPL_LAST_LBN 25
#define ESF_DZ_B2T_CPL_RSP_CPL_LAST_WIDTH 1
#define ESF_DZ_B2T_CPL_RSP_CPL_TAG_LBN 19
#define ESF_DZ_B2T_CPL_RSP_CPL_TAG_WIDTH 6
#define ESF_DZ_B2T_CPL_RSP_CPL_LEN_LBN 7
#define ESF_DZ_B2T_CPL_RSP_CPL_LEN_WIDTH 12
#define ESF_DZ_B2T_CPL_RSP_CPL_ADRS_LBN 0
#define ESF_DZ_B2T_CPL_RSP_CPL_ADRS_WIDTH 7
/* ES_fltr_info_wrd_mac_to_rx */
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED2_LBN 112
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED2_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP2_LBN 96
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP2_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP1_LBN 80
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP1_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP0_LBN 64
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP0_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED1_LBN 48
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED1_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_SA_LBN 32
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_SA_WIDTH 16
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED0_LBN 8
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED0_WIDTH 24
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_LBN 7
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_WIDTH 1
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_PRIORITY_WIDTH 3
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_MAC_TO_RX_SRC_WIDTH 4
/* ES_fltr_info_wrd_mc_pdma */
#define ESF_DZ_FLTR_INFO_MC_PDMA_FLTR_OUT_LBN 64
#define ESF_DZ_FLTR_INFO_MC_PDMA_FLTR_OUT_WIDTH 16
#define ESE_DZ_FLTR_MULTICAST_VLAN 512
#define ESE_DZ_FLTR_MAC_VLAN 256
#define ESE_DZ_FLTR_STRUCTURED7 128
#define ESE_DZ_FLTR_STRUCTURED6 64
#define ESE_DZ_FLTR_STRUCTURED5 32
#define ESE_DZ_FLTR_STRUCTURED4 16
#define ESE_DZ_FLTR_STRUCTURED3 8
#define ESE_DZ_FLTR_STRUCTURED2 4
#define ESE_DZ_FLTR_STRUCTURED1 2
#define ESE_DZ_FLTR_STRUCTURED0 1
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW0_LBN 16
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW0_WIDTH 32
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW1_LBN 48
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW1_WIDTH 16
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_LBN 16
#define ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_WIDTH 48
#define ESF_DZ_FLTR_INFO_MC_PDMA_DST_LBN 8
#define ESF_DZ_FLTR_INFO_MC_PDMA_DST_WIDTH 8
#define ESE_DZ_DST_NCSI 64
#define ESE_DZ_DST_PORT0 32
#define ESE_DZ_DST_PORT1 16
#define ESE_DZ_DST_PORT0_IPSEC 8
#define ESE_DZ_DST_PORT1_IPSEC 4
#define ESE_DZ_DST_PM 2
#define ESE_DZ_DST_TIMESTAMP 1
#define ESF_DZ_FLTR_INFO_MC_PDMA_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_MC_PDMA_PRIORITY_WIDTH 4
#define ESF_DZ_FLTR_INFO_MC_PDMA_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_MC_PDMA_SRC_WIDTH 4
/* ES_fltr_info_wrd_rxdi_to_rxdp */
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_INNER_VLAN_LBN 112
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_INNER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OUTER_VLAN_LBN 96
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OUTER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH1_LBN 80
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH1_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH0_LBN 64
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH0_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP1_LBN 48
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP1_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP0_LBN 32
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP0_WIDTH 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_CNP_LBN 31
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_CNP_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IVP_LBN 30
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IVP_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OVP_LBN 29
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OVP_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST2_LBN 28
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST2_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST1_LBN 27
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST1_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST0_LBN 26
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST0_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RX_QID_LBN 16
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RX_QID_WIDTH 10
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_HOST_LBN 15
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_HOST_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_MC_LBN 14
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_MC_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P0_LBN 13
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P0_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P1_LBN 12
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P1_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED1_LBN 11
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED1_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_CRF_LBN 10
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_CRF_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED0_LBN 9
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED0_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_REPLAY_LBN 8
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_REPLAY_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IPSEC_LBN 7
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IPSEC_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_PRIORITY_WIDTH 3
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_SRC_WIDTH 4
/* ES_fltr_info_wrd_rxdp_to_host */
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED3_LBN 33
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED3_WIDTH 31
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RMON_SOFT_LBN 32
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RMON_SOFT_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED2_LBN 27
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED2_WIDTH 5
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RX_QID_LBN 16
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RX_QID_WIDTH 11
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_HOST_LBN 15
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_HOST_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_MC_LBN 14
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_MC_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P0_LBN 13
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P0_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P1_LBN 12
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P1_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED1_LBN 11
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED1_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_CRF_LBN 10
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_CRF_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED0_LBN 9
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED0_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_REPLAY_LBN 8
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_REPLAY_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_IPSEC_LBN 7
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_IPSEC_WIDTH 1
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_PRIORITY_WIDTH 3
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_RXDP_TO_HOST_SRC_WIDTH 4
/* ES_fltr_info_wrd_tx_to_mac */
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_PRV_LBN 63
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_PRV_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_LB_LBN 62
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_LB_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_MS0_LBN 61
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_MS0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_MS1_LBN 60
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_MS1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_NDI_LBN 59
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_NDI_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED2_LBN 48
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED2_WIDTH 11
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_SA_LBN 32
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_SA_WIDTH 16
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_STACK_ID_LBN 24
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_STACK_ID_WIDTH 8
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_DOMAIN_LBN 16
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_DOMAIN_WIDTH 8
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED1_LBN 14
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED1_WIDTH 2
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P0_LBN 13
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P1_LBN 12
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP0_LBN 11
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP1_LBN 10
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_PM_LBN 9
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_PM_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED0_LBN 8
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_LBN 7
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_WIDTH 1
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_PRIORITY_WIDTH 3
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_TX_TO_MAC_SRC_WIDTH 4
/* ES_fltr_info_wrd_txdi_to_txdp */
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_INNER_VLAN_LBN 112
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_INNER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OUTER_VLAN_LBN 96
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OUTER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_CNP_LBN 95
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_CNP_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IVP_LBN 94
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IVP_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OVP_LBN 93
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OVP_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED4_LBN 90
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED4_WIDTH 3
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_QID_LBN 80
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_QID_WIDTH 10
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_LBN 79
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED3_LBN 78
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED3_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MTU_DIV4_LBN 66
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MTU_DIV4_WIDTH 12
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_OP_LBN 64
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_OP_WIDTH 2
#define ESE_DZ_VRI_OP_INSERT_REPLACE 3
#define ESE_DZ_VRI_OP_INSERT_INSERT 2
#define ESE_DZ_VRI_OP_REPLACE 1
#define ESE_DZ_VRI_OP_INSERT 0
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRV_LBN 63
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRV_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_LB_LBN 62
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_LB_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS0_LBN 61
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS1_LBN 60
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_NDI_LBN 59
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_NDI_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TXDP_CONTEXT_OUT_LBN 48
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TXDP_CONTEXT_OUT_WIDTH 11
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_SA_LBN 32
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_SA_WIDTH 16
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_STACK_ID_LBN 24
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_STACK_ID_WIDTH 8
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_DOMAIN_LBN 16
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_DOMAIN_WIDTH 8
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED1_LBN 14
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED1_WIDTH 2
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P0_LBN 13
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P1_LBN 12
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP0_LBN 11
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP1_LBN 10
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP1_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_PM_LBN 9
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_PM_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED0_LBN 8
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_LBN 7
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRIORITY_LBN 4
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRIORITY_WIDTH 3
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_SRC_WIDTH 4
/* ES_fltr_info_wrd_txdp_to_txdi */
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_VLAN_OP_LBN 62
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_VLAN_OP_WIDTH 2
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED1_LBN 58
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED1_WIDTH 4
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TX_QID_LBN 48
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TX_QID_WIDTH 10
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_INNER_VLAN_LBN 32
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_INNER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_OUTER_VLAN_LBN 16
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_OUTER_VLAN_WIDTH 16
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TXDP_CONTEXT_IN_LBN 5
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TXDP_CONTEXT_IN_WIDTH 11
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED0_LBN 4
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED0_WIDTH 1
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_SRC_LBN 0
#define ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_SRC_WIDTH 4
/* ES_nwk_ev_merge_blk_cmd */
#define ESF_DZ_EV_MERGE_BLK_COMMAND_OP_LBN 28
#define ESF_DZ_EV_MERGE_BLK_COMMAND_OP_WIDTH 4
#define ESE_DZ_EV_MERGE_BLK_COMMAND_OP_FLUSH 2
#define ESE_DZ_EV_MERGE_BLK_COMMAND_OP_ENABLE 1
#define ESE_DZ_EV_MERGE_BLK_COMMAND_OP_DISABLE 0
#define ESF_DZ_EV_MERGE_BLK_COMMAND_BUSY_LBN 31
#define ESF_DZ_EV_MERGE_BLK_COMMAND_BUSY_WIDTH 1
#define ESF_DZ_EV_MERGE_BLK_COMMAND_EVQ_IDX_LBN 0
#define ESF_DZ_EV_MERGE_BLK_COMMAND_EVQ_IDX_WIDTH 11
/* ES_txpm2ini_cpl_rsp */
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ECC_LBN 284
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ECC_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_EOT_LBN 283
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_EOT_WIDTH 1
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW0_LBN 27
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW0_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW1_LBN 59
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW1_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW2_LBN 91
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW2_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW3_LBN 123
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW3_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW4_LBN 155
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW4_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW5_LBN 187
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW5_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW6_LBN 219
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW6_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW7_LBN 251
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW7_WIDTH 32
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_LBN 27
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_WIDTH 256
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ERROR_LBN 26
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ERROR_WIDTH 1
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_LAST_LBN 25
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_LAST_WIDTH 1
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_TAG_LBN 19
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_TAG_WIDTH 6
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_LEN_LBN 7
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_LEN_WIDTH 12
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ADRS_LBN 0
#define ESF_DZ_TXPM2INI_CPL_RSP_CPL_ADRS_WIDTH 7
/* Enum INI_OP */
#define ESE_DZ_RD_COMPL 0x3
#define ESE_DZ_NOP 0x2
#define ESE_DZ_WR 0x1
#define ESE_DZ_RD 0x0
/* Enum INT_OP */
#define ESE_DZ_LEGACY 0x2
#define ESE_DZ_MSI 0x1
#define ESE_DZ_MSIX 0x0
/* Enum MC_PDMA_BUFFER_ID */
#define ESE_DZ_MC_PDMA_BUFFER_ALL 4
#define ESE_DZ_MC_PDMA_BUFFER_RXDP 3
#define ESE_DZ_MC_PDMA_BUFFER_NCSI 2
#define ESE_DZ_MC_PDMA_BUFFER_NWPORT1 1
#define ESE_DZ_MC_PDMA_BUFFER_NWPORT0 0
/* Enum MC_PDMA_INTERFACE_ID */
#define ESE_DZ_MC_PDMA_INTERFACE_RXDP 3
#define ESE_DZ_MC_PDMA_INTERFACE_NCSI 2
#define ESE_DZ_MC_PDMA_INTERFACE_NWPORT1 1
#define ESE_DZ_MC_PDMA_INTERFACE_NWPORT0 0
/* Enum PKT_STRM_CTL */
#define ESE_DZ_EOP_TRUNC 0x3
#define ESE_DZ_EOP_CRC_ERR 0x2
#define ESE_DZ_EOP 0x1
#define ESE_DZ_NOOP 0x0
/* Enum PM_EPI_PKT_MARKER */
#define ESE_DZ_PM_EPI_LST 0x3
#define ESE_DZ_PM_EPI_OBL 0x2
#define ESE_DZ_PM_EPI_TBL 0x1
#define ESE_DZ_PM_EPI_MDL 0x0
/* Enum PM_IPI_TO_PM_MM_COMMAND */
#define ESE_DZ_FREE_CHAIN 0x3
#define ESE_DZ_FREE_BUFFER 0x2
#define ESE_DZ_ADD_BUFFER 0x1
#define ESE_DZ_PM_MM_NOOP 0x0
/* Enum PM_MA_TO_PM_EPI_COMMAND */
#define ESE_DZ_FROM_PORT_D 0x4
#define ESE_DZ_FROM_PORT_C 0x3
#define ESE_DZ_FROM_PORT_B 0x2
#define ESE_DZ_FROM_PORT_A 0x1
#define ESE_DZ_PM_EPI_NOOP 0x0
/* Enum PM_MA_TO_PM_IPI_COMMAND */
#define ESE_DZ_TO_PORT_D 0x4
#define ESE_DZ_TO_PORT_C 0x3
#define ESE_DZ_TO_PORT_B 0x2
#define ESE_DZ_TO_PORT_A 0x1
#define ESE_DZ_PM_IPI_NOOP 0x0
#ifdef __cplusplus
}
#endif
#endif /* _SYS_EFX_EF10_REGS_H */
|