1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
|
/*-
* Copyright (c) 2017 Andriy Gapon
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <sys/kernel.h>
#include <sys/conf.h>
#include <sys/malloc.h>
#include <sys/module.h>
#include <sys/sysctl.h>
#include <sys/types.h>
#include <dev/pci/pcivar.h>
#include <vm/vm.h>
#include <vm/vm_extern.h>
#include <vm/vm_kern.h>
#include <machine/cputypes.h>
#include <machine/md_var.h>
/*
* See BKDG for AMD Family 15h Models 00h-0Fh Processors
* (publication 42301 Rev 3.08 - March 12, 2012):
* - 2.13.3.1 DRAM Error Injection
* - D18F3xB8 NB Array Address
* - D18F3xBC NB Array Data Port
* - D18F3xBC_x8 DRAM ECC
*/
#define NB_MCA_CFG 0x44
#define DRAM_ECC_EN (1 << 22)
#define NB_MCA_EXTCFG 0x180
#define ECC_SYMB_SZ (1 << 25)
#define NB_ARRAY_ADDR 0xb8
#define DRAM_ECC_SEL (0x8 << 28)
#define QUADRANT_SHIFT 1
#define QUADRANT_MASK 0x3
#define NB_ARRAY_PORT 0xbc
#define INJ_WORD_SHIFT 20
#define INJ_WORD_MASK 0x1ff
#define DRAM_ERR_EN (1 << 18)
#define DRAM_WR_REQ (1 << 17)
#define DRAM_RD_REQ (1 << 16)
#define INJ_VECTOR_MASK 0xffff
static void ecc_ei_inject(int);
static device_t nbdev;
static int delay_ms = 0;
static int quadrant = 0; /* 0 - 3 */
static int word_mask = 0x001; /* 9 bits: 8 + 1 for ECC */
static int bit_mask = 0x0001; /* 16 bits */
static int
sysctl_int_with_max(SYSCTL_HANDLER_ARGS)
{
u_int value;
int error;
value = *(u_int *)arg1;
error = sysctl_handle_int(oidp, &value, 0, req);
if (error || req->newptr == NULL)
return (error);
if (value > arg2)
return (EINVAL);
*(u_int *)arg1 = value;
return (0);
}
static int
sysctl_nonzero_int_with_max(SYSCTL_HANDLER_ARGS)
{
u_int value;
int error;
value = *(u_int *)arg1;
error = sysctl_int_with_max(oidp, &value, arg2, req);
if (error || req->newptr == NULL)
return (error);
if (value == 0)
return (EINVAL);
*(u_int *)arg1 = value;
return (0);
}
static int
sysctl_proc_inject(SYSCTL_HANDLER_ARGS)
{
int error;
int i;
i = 0;
error = sysctl_handle_int(oidp, &i, 0, req);
if (error)
return (error);
if (i != 0)
ecc_ei_inject(i);
return (0);
}
static SYSCTL_NODE(_hw, OID_AUTO, error_injection, CTLFLAG_RD, NULL,
"Hardware error injection");
static SYSCTL_NODE(_hw_error_injection, OID_AUTO, dram_ecc, CTLFLAG_RD, NULL,
"DRAM ECC error injection");
SYSCTL_UINT(_hw_error_injection_dram_ecc, OID_AUTO, delay,
CTLTYPE_UINT | CTLFLAG_RW, &delay_ms, 0,
"Delay in milliseconds between error injections");
SYSCTL_PROC(_hw_error_injection_dram_ecc, OID_AUTO, quadrant,
CTLTYPE_UINT | CTLFLAG_RW, &quadrant, QUADRANT_MASK,
sysctl_int_with_max, "IU",
"Index of 16-byte quadrant within 64-byte line where errors "
"should be injected");
SYSCTL_PROC(_hw_error_injection_dram_ecc, OID_AUTO, word_mask,
CTLTYPE_UINT | CTLFLAG_RW, &word_mask, INJ_WORD_MASK,
sysctl_nonzero_int_with_max, "IU",
"9-bit mask of words where errors should be injected (8 data + 1 ECC)");
SYSCTL_PROC(_hw_error_injection_dram_ecc, OID_AUTO, bit_mask,
CTLTYPE_UINT | CTLFLAG_RW, &bit_mask, INJ_VECTOR_MASK,
sysctl_nonzero_int_with_max, "IU",
"16-bit mask of bits within each selected word where errors "
"should be injected");
SYSCTL_PROC(_hw_error_injection_dram_ecc, OID_AUTO, inject,
CTLTYPE_INT | CTLFLAG_RW | CTLFLAG_MPSAFE, NULL, 0, sysctl_proc_inject, "I",
"Inject a number of errors according to configured parameters");
static void
ecc_ei_inject_one(void *arg, size_t size)
{
volatile uint64_t *memory = arg;
uint32_t val;
int i;
val = DRAM_ECC_SEL | (quadrant << QUADRANT_SHIFT);
pci_write_config(nbdev, NB_ARRAY_ADDR, val, 4);
val = (word_mask << INJ_WORD_SHIFT) | DRAM_WR_REQ | bit_mask;
pci_write_config(nbdev, NB_ARRAY_PORT, val, 4);
for (i = 0; i < size / sizeof(uint64_t); i++) {
memory[i] = 0;
val = pci_read_config(nbdev, NB_ARRAY_PORT, 4);
if ((val & DRAM_WR_REQ) == 0)
break;
}
for (i = 0; i < size / sizeof(uint64_t); i++)
memory[0] = memory[i];
}
static void
ecc_ei_inject(int count)
{
vm_offset_t memory;
int injected;
KASSERT((quadrant & ~QUADRANT_MASK) == 0,
("quadrant value is outside of range: %u", quadrant));
KASSERT(word_mask != 0 && (word_mask & ~INJ_WORD_MASK) == 0,
("word mask value is outside of range: 0x%x", word_mask));
KASSERT(bit_mask != 0 && (bit_mask & ~INJ_VECTOR_MASK) == 0,
("bit mask value is outside of range: 0x%x", bit_mask));
memory = kmem_alloc_attr(kernel_arena, PAGE_SIZE, M_WAITOK, 0, ~0,
VM_MEMATTR_UNCACHEABLE);
for (injected = 0; injected < count; injected++) {
ecc_ei_inject_one((void*)memory, PAGE_SIZE);
if (delay_ms != 0 && injected != count - 1)
pause_sbt("ecc_ei_inject", delay_ms * SBT_1MS, 0, 0);
}
kmem_free(kernel_arena, memory, PAGE_SIZE);
}
static int
ecc_ei_load(void)
{
uint32_t val;
if (cpu_vendor_id != CPU_VENDOR_AMD || CPUID_TO_FAMILY(cpu_id) < 0x10) {
printf("DRAM ECC error injection is not supported\n");
return (ENXIO);
}
nbdev = pci_find_bsf(0, 24, 3);
if (nbdev == NULL) {
printf("Couldn't find NB PCI device\n");
return (ENXIO);
}
val = pci_read_config(nbdev, NB_MCA_CFG, 4);
if ((val & DRAM_ECC_EN) == 0) {
printf("DRAM ECC is not supported or disabled\n");
return (ENXIO);
}
printf("DRAM ECC error injection support loaded\n");
return (0);
}
static int
tsc_modevent(module_t mod __unused, int type, void *data __unused)
{
int error;
error = 0;
switch (type) {
case MOD_LOAD:
error = ecc_ei_load();
break;
case MOD_UNLOAD:
case MOD_SHUTDOWN:
break;
default:
return (EOPNOTSUPP);
}
return (0);
}
DEV_MODULE(tsc, tsc_modevent, NULL);
|
