1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
|
/*-
* Copyright (c) 2015 Oleksandr Tymoshenko <gonzo@freebsd.org>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD$");
/*
* NXP TDA19988 HDMI encoder
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/module.h>
#include <sys/clock.h>
#include <sys/time.h>
#include <sys/bus.h>
#include <sys/resource.h>
#include <sys/rman.h>
#include <sys/types.h>
#include <sys/systm.h>
#include <dev/iicbus/iicbus.h>
#include <dev/iicbus/iiconf.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_bus.h>
#include <dev/ofw/ofw_bus_subr.h>
#include <dev/videomode/videomode.h>
#include <dev/videomode/edidvar.h>
#include "iicbus_if.h"
#include "hdmi_if.h"
#define MKREG(page, addr) (((page) << 8) | (addr))
#define REGPAGE(reg) (((reg) >> 8) & 0xff)
#define REGADDR(reg) ((reg) & 0xff)
#define TDA_VERSION MKREG(0x00, 0x00)
#define TDA_MAIN_CNTRL0 MKREG(0x00, 0x01)
#define MAIN_CNTRL0_SR (1 << 0)
#define TDA_VERSION_MSB MKREG(0x00, 0x02)
#define TDA_SOFTRESET MKREG(0x00, 0x0a)
#define SOFTRESET_I2C (1 << 1)
#define SOFTRESET_AUDIO (1 << 0)
#define TDA_DDC_CTRL MKREG(0x00, 0x0b)
#define DDC_ENABLE 0
#define TDA_CCLK MKREG(0x00, 0x0c)
#define CCLK_ENABLE 1
#define TDA_INT_FLAGS_2 MKREG(0x00, 0x11)
#define INT_FLAGS_2_EDID_BLK_RD (1 << 1)
#define TDA_VIP_CNTRL_0 MKREG(0x00, 0x20)
#define TDA_VIP_CNTRL_1 MKREG(0x00, 0x21)
#define TDA_VIP_CNTRL_2 MKREG(0x00, 0x22)
#define TDA_VIP_CNTRL_3 MKREG(0x00, 0x23)
#define VIP_CNTRL_3_SYNC_HS (2 << 4)
#define VIP_CNTRL_3_V_TGL (1 << 2)
#define VIP_CNTRL_3_H_TGL (1 << 1)
#define TDA_VIP_CNTRL_4 MKREG(0x00, 0x24)
#define VIP_CNTRL_4_BLANKIT_NDE (0 << 2)
#define VIP_CNTRL_4_BLANKIT_HS_VS (1 << 2)
#define VIP_CNTRL_4_BLANKIT_NHS_VS (2 << 2)
#define VIP_CNTRL_4_BLANKIT_HE_VE (3 << 2)
#define VIP_CNTRL_4_BLC_NONE (0 << 0)
#define VIP_CNTRL_4_BLC_RGB444 (1 << 0)
#define VIP_CNTRL_4_BLC_YUV444 (2 << 0)
#define VIP_CNTRL_4_BLC_YUV422 (3 << 0)
#define TDA_VIP_CNTRL_5 MKREG(0x00, 0x25)
#define VIP_CNTRL_5_SP_CNT(n) (((n) & 3) << 1)
#define TDA_MUX_VP_VIP_OUT MKREG(0x00, 0x27)
#define TDA_MAT_CONTRL MKREG(0x00, 0x80)
#define MAT_CONTRL_MAT_BP (1 << 2)
#define TDA_VIDFORMAT MKREG(0x00, 0xa0)
#define TDA_REFPIX_MSB MKREG(0x00, 0xa1)
#define TDA_REFPIX_LSB MKREG(0x00, 0xa2)
#define TDA_REFLINE_MSB MKREG(0x00, 0xa3)
#define TDA_REFLINE_LSB MKREG(0x00, 0xa4)
#define TDA_NPIX_MSB MKREG(0x00, 0xa5)
#define TDA_NPIX_LSB MKREG(0x00, 0xa6)
#define TDA_NLINE_MSB MKREG(0x00, 0xa7)
#define TDA_NLINE_LSB MKREG(0x00, 0xa8)
#define TDA_VS_LINE_STRT_1_MSB MKREG(0x00, 0xa9)
#define TDA_VS_LINE_STRT_1_LSB MKREG(0x00, 0xaa)
#define TDA_VS_PIX_STRT_1_MSB MKREG(0x00, 0xab)
#define TDA_VS_PIX_STRT_1_LSB MKREG(0x00, 0xac)
#define TDA_VS_LINE_END_1_MSB MKREG(0x00, 0xad)
#define TDA_VS_LINE_END_1_LSB MKREG(0x00, 0xae)
#define TDA_VS_PIX_END_1_MSB MKREG(0x00, 0xaf)
#define TDA_VS_PIX_END_1_LSB MKREG(0x00, 0xb0)
#define TDA_VS_LINE_STRT_2_MSB MKREG(0x00, 0xb1)
#define TDA_VS_LINE_STRT_2_LSB MKREG(0x00, 0xb2)
#define TDA_VS_PIX_STRT_2_MSB MKREG(0x00, 0xb3)
#define TDA_VS_PIX_STRT_2_LSB MKREG(0x00, 0xb4)
#define TDA_VS_LINE_END_2_MSB MKREG(0x00, 0xb5)
#define TDA_VS_LINE_END_2_LSB MKREG(0x00, 0xb6)
#define TDA_VS_PIX_END_2_MSB MKREG(0x00, 0xb7)
#define TDA_VS_PIX_END_2_LSB MKREG(0x00, 0xb8)
#define TDA_HS_PIX_START_MSB MKREG(0x00, 0xb9)
#define TDA_HS_PIX_START_LSB MKREG(0x00, 0xba)
#define TDA_HS_PIX_STOP_MSB MKREG(0x00, 0xbb)
#define TDA_HS_PIX_STOP_LSB MKREG(0x00, 0xbc)
#define TDA_VWIN_START_1_MSB MKREG(0x00, 0xbd)
#define TDA_VWIN_START_1_LSB MKREG(0x00, 0xbe)
#define TDA_VWIN_END_1_MSB MKREG(0x00, 0xbf)
#define TDA_VWIN_END_1_LSB MKREG(0x00, 0xc0)
#define TDA_VWIN_START_2_MSB MKREG(0x00, 0xc1)
#define TDA_VWIN_START_2_LSB MKREG(0x00, 0xc2)
#define TDA_VWIN_END_2_MSB MKREG(0x00, 0xc3)
#define TDA_VWIN_END_2_LSB MKREG(0x00, 0xc4)
#define TDA_DE_START_MSB MKREG(0x00, 0xc5)
#define TDA_DE_START_LSB MKREG(0x00, 0xc6)
#define TDA_DE_STOP_MSB MKREG(0x00, 0xc7)
#define TDA_DE_STOP_LSB MKREG(0x00, 0xc8)
#define TDA_TBG_CNTRL_0 MKREG(0x00, 0xca)
#define TBG_CNTRL_0_SYNC_ONCE (1 << 7)
#define TBG_CNTRL_0_SYNC_MTHD (1 << 6)
#define TDA_TBG_CNTRL_1 MKREG(0x00, 0xcb)
#define TBG_CNTRL_1_DWIN_DIS (1 << 6)
#define TBG_CNTRL_1_TGL_EN (1 << 2)
#define TBG_CNTRL_1_V_TGL (1 << 1)
#define TBG_CNTRL_1_H_TGL (1 << 0)
#define TDA_HVF_CNTRL_0 MKREG(0x00, 0xe4)
#define HVF_CNTRL_0_PREFIL_NONE (0 << 2)
#define HVF_CNTRL_0_INTPOL_BYPASS (0 << 0)
#define TDA_HVF_CNTRL_1 MKREG(0x00, 0xe5)
#define HVF_CNTRL_1_VQR(x) (((x) & 3) << 2)
#define HVF_CNTRL_1_VQR_FULL HVF_CNTRL_1_VQR(0)
#define TDA_ENABLE_SPACE MKREG(0x00, 0xd6)
#define TDA_RPT_CNTRL MKREG(0x00, 0xf0)
#define TDA_PLL_SERIAL_1 MKREG(0x02, 0x00)
#define PLL_SERIAL_1_SRL_MAN_IP (1 << 6)
#define TDA_PLL_SERIAL_2 MKREG(0x02, 0x01)
#define PLL_SERIAL_2_SRL_PR(x) (((x) & 0xf) << 4)
#define PLL_SERIAL_2_SRL_NOSC(x) (((x) & 0x3) << 0)
#define TDA_PLL_SERIAL_3 MKREG(0x02, 0x02)
#define PLL_SERIAL_3_SRL_PXIN_SEL (1 << 4)
#define PLL_SERIAL_3_SRL_DE (1 << 2)
#define PLL_SERIAL_3_SRL_CCIR (1 << 0)
#define TDA_SERIALIZER MKREG(0x02, 0x03)
#define TDA_BUFFER_OUT MKREG(0x02, 0x04)
#define TDA_PLL_SCG1 MKREG(0x02, 0x05)
#define TDA_PLL_SCG2 MKREG(0x02, 0x06)
#define TDA_PLL_SCGN1 MKREG(0x02, 0x07)
#define TDA_PLL_SCGN2 MKREG(0x02, 0x08)
#define TDA_PLL_SCGR1 MKREG(0x02, 0x09)
#define TDA_PLL_SCGR2 MKREG(0x02, 0x0a)
#define TDA_SEL_CLK MKREG(0x02, 0x11)
#define SEL_CLK_ENA_SC_CLK (1 << 3)
#define SEL_CLK_SEL_VRF_CLK(x) (((x) & 3) << 1)
#define SEL_CLK_SEL_CLK1 (1 << 0)
#define TDA_ANA_GENERAL MKREG(0x02, 0x12)
#define TDA_EDID_DATA0 MKREG(0x09, 0x00)
#define TDA_EDID_CTRL MKREG(0x09, 0xfa)
#define TDA_DDC_ADDR MKREG(0x09, 0xfb)
#define TDA_DDC_OFFS MKREG(0x09, 0xfc)
#define TDA_DDC_SEGM_ADDR MKREG(0x09, 0xfd)
#define TDA_DDC_SEGM MKREG(0x09, 0xfe)
#define TDA_IF_VSP MKREG(0x10, 0x20)
#define TDA_IF_AVI MKREG(0x10, 0x40)
#define TDA_IF_SPD MKREG(0x10, 0x60)
#define TDA_IF_AUD MKREG(0x10, 0x80)
#define TDA_IF_MPS MKREG(0x10, 0xa0)
#define TDA_ENC_CNTRL MKREG(0x11, 0x0d)
#define ENC_CNTRL_DVI_MODE (0 << 2)
#define ENC_CNTRL_HDMI_MODE (1 << 2)
#define TDA_DIP_IF_FLAGS MKREG(0x11, 0x0f)
#define DIP_IF_FLAGS_IF5 (1 << 5)
#define DIP_IF_FLAGS_IF4 (1 << 4)
#define DIP_IF_FLAGS_IF3 (1 << 3)
#define DIP_IF_FLAGS_IF2 (1 << 2) /* AVI IF on page 10h */
#define DIP_IF_FLAGS_IF1 (1 << 1)
#define TDA_TX3 MKREG(0x12, 0x9a)
#define TDA_TX4 MKREG(0x12, 0x9b)
#define TX4_PD_RAM (1 << 1)
#define TDA_HDCP_TX33 MKREG(0x12, 0xb8)
#define HDCP_TX33_HDMI (1 << 1)
#define TDA_CURPAGE_ADDR 0xff
#define TDA_CEC_ENAMODS 0xff
#define ENAMODS_RXSENS (1 << 2)
#define ENAMODS_HDMI (1 << 1)
#define TDA_CEC_FRO_IM_CLK_CTRL 0xfb
#define CEC_FRO_IM_CLK_CTRL_GHOST_DIS (1 << 7)
#define CEC_FRO_IM_CLK_CTRL_IMCLK_SEL (1 << 1)
/* EDID reading */
#define EDID_LENGTH 0x80
#define MAX_READ_ATTEMPTS 100
/* EDID fields */
#define EDID_MODES0 35
#define EDID_MODES1 36
#define EDID_TIMING_START 38
#define EDID_TIMING_END 54
#define EDID_TIMING_X(v) (((v) + 31) * 8)
#define EDID_FREQ(v) (((v) & 0x3f) + 60)
#define EDID_RATIO(v) (((v) >> 6) & 0x3)
#define EDID_RATIO_10x16 0
#define EDID_RATIO_3x4 1
#define EDID_RATIO_4x5 2
#define EDID_RATIO_9x16 3
#define TDA19988 0x0301
struct tda19988_softc {
device_t sc_dev;
uint32_t sc_addr;
uint32_t sc_cec_addr;
uint16_t sc_version;
struct intr_config_hook enum_hook;
int sc_current_page;
uint8_t *sc_edid;
uint32_t sc_edid_len;
};
static int
tda19988_set_page(struct tda19988_softc *sc, uint8_t page)
{
uint8_t addr = TDA_CURPAGE_ADDR;
uint8_t cmd[2];
int result;
struct iic_msg msg[] = {
{ sc->sc_addr, IIC_M_WR, 2, cmd },
};
cmd[0] = addr;
cmd[1] = page;
result = (iicbus_transfer(sc->sc_dev, msg, 1));
if (result)
printf("tda19988_set_page failed: %d\n", result);
else
sc->sc_current_page = page;
return (result);
}
static int
tda19988_cec_read(struct tda19988_softc *sc, uint8_t addr, uint8_t *data)
{
int result;
struct iic_msg msg[] = {
{ sc->sc_cec_addr, IIC_M_WR, 1, &addr },
{ sc->sc_cec_addr, IIC_M_RD, 1, data },
};
result = iicbus_transfer(sc->sc_dev, msg, 2);
if (result)
printf("tda19988_cec_read failed: %d\n", result);
return (result);
}
static int
tda19988_cec_write(struct tda19988_softc *sc, uint8_t address, uint8_t data)
{
uint8_t cmd[2];
int result;
struct iic_msg msg[] = {
{ sc->sc_cec_addr, IIC_M_WR, 2, cmd },
};
cmd[0] = address;
cmd[1] = data;
result = iicbus_transfer(sc->sc_dev, msg, 1);
if (result)
printf("tda19988_cec_write failed: %d\n", result);
return (result);
}
static int
tda19988_block_read(struct tda19988_softc *sc, uint16_t addr, uint8_t *data, int len)
{
uint8_t reg;
int result;
struct iic_msg msg[] = {
{ sc->sc_addr, IIC_M_WR, 1, ® },
{ sc->sc_addr, IIC_M_RD, len, data },
};
reg = REGADDR(addr);
if (sc->sc_current_page != REGPAGE(addr))
tda19988_set_page(sc, REGPAGE(addr));
result = (iicbus_transfer(sc->sc_dev, msg, 2));
if (result)
device_printf(sc->sc_dev, "tda19988_block_read failed: %d\n", result);
return (result);
}
static int
tda19988_reg_read(struct tda19988_softc *sc, uint16_t addr, uint8_t *data)
{
uint8_t reg;
int result;
struct iic_msg msg[] = {
{ sc->sc_addr, IIC_M_WR, 1, ® },
{ sc->sc_addr, IIC_M_RD, 1, data },
};
reg = REGADDR(addr);
if (sc->sc_current_page != REGPAGE(addr))
tda19988_set_page(sc, REGPAGE(addr));
result = (iicbus_transfer(sc->sc_dev, msg, 2));
if (result)
device_printf(sc->sc_dev, "tda19988_reg_read failed: %d\n", result);
return (result);
}
static int
tda19988_reg_write(struct tda19988_softc *sc, uint16_t address, uint8_t data)
{
uint8_t cmd[2];
int result;
struct iic_msg msg[] = {
{ sc->sc_addr, IIC_M_WR, 2, cmd },
};
cmd[0] = REGADDR(address);
cmd[1] = data;
if (sc->sc_current_page != REGPAGE(address))
tda19988_set_page(sc, REGPAGE(address));
result = iicbus_transfer(sc->sc_dev, msg, 1);
if (result)
device_printf(sc->sc_dev, "tda19988_reg_write failed: %d\n", result);
return (result);
}
static int
tda19988_reg_write2(struct tda19988_softc *sc, uint16_t address, uint16_t data)
{
uint8_t cmd[3];
int result;
struct iic_msg msg[] = {
{ sc->sc_addr, IIC_M_WR, 3, cmd },
};
cmd[0] = REGADDR(address);
cmd[1] = (data >> 8);
cmd[2] = (data & 0xff);
if (sc->sc_current_page != REGPAGE(address))
tda19988_set_page(sc, REGPAGE(address));
result = iicbus_transfer(sc->sc_dev, msg, 1);
if (result)
device_printf(sc->sc_dev, "tda19988_reg_write2 failed: %d\n", result);
return (result);
}
static void
tda19988_reg_set(struct tda19988_softc *sc, uint16_t addr, uint8_t flags)
{
uint8_t data;
tda19988_reg_read(sc, addr, &data);
data |= flags;
tda19988_reg_write(sc, addr, data);
}
static void
tda19988_reg_clear(struct tda19988_softc *sc, uint16_t addr, uint8_t flags)
{
uint8_t data;
tda19988_reg_read(sc, addr, &data);
data &= ~flags;
tda19988_reg_write(sc, addr, data);
}
static int
tda19988_probe(device_t dev)
{
if (!ofw_bus_is_compatible(dev, "nxp,tda998x"))
return (ENXIO);
return (BUS_PROBE_DEFAULT);
}
static void
tda19988_init_encoder(struct tda19988_softc *sc, const struct videomode *mode)
{
uint16_t ref_pix, ref_line, n_pix, n_line;
uint16_t hs_pix_start, hs_pix_stop;
uint16_t vs1_pix_start, vs1_pix_stop;
uint16_t vs1_line_start, vs1_line_end;
uint16_t vs2_pix_start, vs2_pix_stop;
uint16_t vs2_line_start, vs2_line_end;
uint16_t vwin1_line_start, vwin1_line_end;
uint16_t vwin2_line_start, vwin2_line_end;
uint16_t de_start, de_stop;
uint8_t reg, div;
n_pix = mode->htotal;
n_line = mode->vtotal;
hs_pix_stop = mode->hsync_end - mode->hdisplay;
hs_pix_start = mode->hsync_start - mode->hdisplay;
de_stop = mode->htotal;
de_start = mode->htotal - mode->hdisplay;
ref_pix = hs_pix_start + 3;
if (mode->flags & VID_HSKEW)
ref_pix += mode->hskew;
if ((mode->flags & VID_INTERLACE) == 0) {
ref_line = 1 + mode->vsync_start - mode->vdisplay;
vwin1_line_start = mode->vtotal - mode->vdisplay - 1;
vwin1_line_end = vwin1_line_start + mode->vdisplay;
vs1_pix_start = vs1_pix_stop = hs_pix_start;
vs1_line_start = mode->vsync_start - mode->vdisplay;
vs1_line_end = vs1_line_start + mode->vsync_end - mode->vsync_start;
vwin2_line_start = vwin2_line_end = 0;
vs2_pix_start = vs2_pix_stop = 0;
vs2_line_start = vs2_line_end = 0;
} else {
ref_line = 1 + (mode->vsync_start - mode->vdisplay)/2;
vwin1_line_start = (mode->vtotal - mode->vdisplay)/2;
vwin1_line_end = vwin1_line_start + mode->vdisplay/2;
vs1_pix_start = vs1_pix_stop = hs_pix_start;
vs1_line_start = (mode->vsync_start - mode->vdisplay)/2;
vs1_line_end = vs1_line_start + (mode->vsync_end - mode->vsync_start)/2;
vwin2_line_start = vwin1_line_start + mode->vtotal/2;
vwin2_line_end = vwin2_line_start + mode->vdisplay/2;
vs2_pix_start = vs2_pix_stop = hs_pix_start + mode->htotal/2;
vs2_line_start = vs1_line_start + mode->vtotal/2 ;
vs2_line_end = vs2_line_start + (mode->vsync_end - mode->vsync_start)/2;
}
div = 148500 / mode->dot_clock;
if (div != 0) {
div--;
if (div > 3)
div = 3;
}
/* set HDMI HDCP mode off */
tda19988_reg_set(sc, TDA_TBG_CNTRL_1, TBG_CNTRL_1_DWIN_DIS);
tda19988_reg_clear(sc, TDA_HDCP_TX33, HDCP_TX33_HDMI);
tda19988_reg_write(sc, TDA_ENC_CNTRL, ENC_CNTRL_DVI_MODE);
/* no pre-filter or interpolator */
tda19988_reg_write(sc, TDA_HVF_CNTRL_0,
HVF_CNTRL_0_INTPOL_BYPASS | HVF_CNTRL_0_PREFIL_NONE);
tda19988_reg_write(sc, TDA_VIP_CNTRL_5, VIP_CNTRL_5_SP_CNT(0));
tda19988_reg_write(sc, TDA_VIP_CNTRL_4,
VIP_CNTRL_4_BLANKIT_NDE | VIP_CNTRL_4_BLC_NONE);
tda19988_reg_clear(sc, TDA_PLL_SERIAL_3, PLL_SERIAL_3_SRL_CCIR);
tda19988_reg_clear(sc, TDA_PLL_SERIAL_1, PLL_SERIAL_1_SRL_MAN_IP);
tda19988_reg_clear(sc, TDA_PLL_SERIAL_3, PLL_SERIAL_3_SRL_DE);
tda19988_reg_write(sc, TDA_SERIALIZER, 0);
tda19988_reg_write(sc, TDA_HVF_CNTRL_1, HVF_CNTRL_1_VQR_FULL);
tda19988_reg_write(sc, TDA_RPT_CNTRL, 0);
tda19988_reg_write(sc, TDA_SEL_CLK, SEL_CLK_SEL_VRF_CLK(0) |
SEL_CLK_SEL_CLK1 | SEL_CLK_ENA_SC_CLK);
tda19988_reg_write(sc, TDA_PLL_SERIAL_2, PLL_SERIAL_2_SRL_NOSC(div) |
PLL_SERIAL_2_SRL_PR(0));
tda19988_reg_set(sc, TDA_MAT_CONTRL, MAT_CONTRL_MAT_BP);
tda19988_reg_write(sc, TDA_ANA_GENERAL, 0x09);
tda19988_reg_clear(sc, TDA_TBG_CNTRL_0, TBG_CNTRL_0_SYNC_MTHD);
/*
* Sync on rising HSYNC/VSYNC
*/
reg = VIP_CNTRL_3_SYNC_HS;
if (mode->flags & VID_NHSYNC)
reg |= VIP_CNTRL_3_H_TGL;
if (mode->flags & VID_NVSYNC)
reg |= VIP_CNTRL_3_V_TGL;
tda19988_reg_write(sc, TDA_VIP_CNTRL_3, reg);
reg = TBG_CNTRL_1_TGL_EN;
if (mode->flags & VID_NHSYNC)
reg |= TBG_CNTRL_1_H_TGL;
if (mode->flags & VID_NVSYNC)
reg |= TBG_CNTRL_1_V_TGL;
tda19988_reg_write(sc, TDA_TBG_CNTRL_1, reg);
/* Program timing */
tda19988_reg_write(sc, TDA_VIDFORMAT, 0x00);
tda19988_reg_write2(sc, TDA_REFPIX_MSB, ref_pix);
tda19988_reg_write2(sc, TDA_REFLINE_MSB, ref_line);
tda19988_reg_write2(sc, TDA_NPIX_MSB, n_pix);
tda19988_reg_write2(sc, TDA_NLINE_MSB, n_line);
tda19988_reg_write2(sc, TDA_VS_LINE_STRT_1_MSB, vs1_line_start);
tda19988_reg_write2(sc, TDA_VS_PIX_STRT_1_MSB, vs1_pix_start);
tda19988_reg_write2(sc, TDA_VS_LINE_END_1_MSB, vs1_line_end);
tda19988_reg_write2(sc, TDA_VS_PIX_END_1_MSB, vs1_pix_stop);
tda19988_reg_write2(sc, TDA_VS_LINE_STRT_2_MSB, vs2_line_start);
tda19988_reg_write2(sc, TDA_VS_PIX_STRT_2_MSB, vs2_pix_start);
tda19988_reg_write2(sc, TDA_VS_LINE_END_2_MSB, vs2_line_end);
tda19988_reg_write2(sc, TDA_VS_PIX_END_2_MSB, vs2_pix_stop);
tda19988_reg_write2(sc, TDA_HS_PIX_START_MSB, hs_pix_start);
tda19988_reg_write2(sc, TDA_HS_PIX_STOP_MSB, hs_pix_stop);
tda19988_reg_write2(sc, TDA_VWIN_START_1_MSB, vwin1_line_start);
tda19988_reg_write2(sc, TDA_VWIN_END_1_MSB, vwin1_line_end);
tda19988_reg_write2(sc, TDA_VWIN_START_2_MSB, vwin2_line_start);
tda19988_reg_write2(sc, TDA_VWIN_END_2_MSB, vwin2_line_end);
tda19988_reg_write2(sc, TDA_DE_START_MSB, de_start);
tda19988_reg_write2(sc, TDA_DE_STOP_MSB, de_stop);
if (sc->sc_version == TDA19988)
tda19988_reg_write(sc, TDA_ENABLE_SPACE, 0x00);
/* must be last register set */
tda19988_reg_clear(sc, TDA_TBG_CNTRL_0, TBG_CNTRL_0_SYNC_ONCE);
}
static int
tda19988_read_edid_block(struct tda19988_softc *sc, uint8_t *buf, int block)
{
int attempt, err;
uint8_t data;
err = 0;
tda19988_reg_set(sc, TDA_INT_FLAGS_2, INT_FLAGS_2_EDID_BLK_RD);
/* Block 0 */
tda19988_reg_write(sc, TDA_DDC_ADDR, 0xa0);
tda19988_reg_write(sc, TDA_DDC_OFFS, (block % 2) ? 128 : 0);
tda19988_reg_write(sc, TDA_DDC_SEGM_ADDR, 0x60);
tda19988_reg_write(sc, TDA_DDC_SEGM, block / 2);
tda19988_reg_write(sc, TDA_EDID_CTRL, 1);
tda19988_reg_write(sc, TDA_EDID_CTRL, 0);
data = 0;
for (attempt = 0; attempt < MAX_READ_ATTEMPTS; attempt++) {
tda19988_reg_read(sc, TDA_INT_FLAGS_2, &data);
if (data & INT_FLAGS_2_EDID_BLK_RD)
break;
pause("EDID", 1);
}
if (attempt == MAX_READ_ATTEMPTS) {
err = -1;
goto done;
}
if (tda19988_block_read(sc, TDA_EDID_DATA0, buf, EDID_LENGTH) != 0) {
err = -1;
goto done;
}
done:
tda19988_reg_clear(sc, TDA_INT_FLAGS_2, INT_FLAGS_2_EDID_BLK_RD);
return (err);
}
static int
tda19988_read_edid(struct tda19988_softc *sc)
{
int err;
int blocks, i;
uint8_t *buf;
err = 0;
if (sc->sc_version == TDA19988)
tda19988_reg_clear(sc, TDA_TX4, TX4_PD_RAM);
err = tda19988_read_edid_block(sc, sc->sc_edid, 0);
if (err)
goto done;
blocks = sc->sc_edid[0x7e];
if (blocks > 0) {
sc->sc_edid = realloc(sc->sc_edid,
EDID_LENGTH*(blocks+1), M_DEVBUF, M_WAITOK);
sc->sc_edid_len = EDID_LENGTH*(blocks+1);
for (i = 0; i < blocks; i++) {
/* TODO: check validity */
buf = sc->sc_edid + EDID_LENGTH*(i+1);
err = tda19988_read_edid_block(sc, buf, i);
if (err)
goto done;
}
}
EVENTHANDLER_INVOKE(hdmi_event, sc->sc_dev, HDMI_EVENT_CONNECTED);
done:
if (sc->sc_version == TDA19988)
tda19988_reg_set(sc, TDA_TX4, TX4_PD_RAM);
return (err);
}
static void
tda19988_start(void *xdev)
{
struct tda19988_softc *sc;
device_t dev = (device_t)xdev;
uint8_t data;
uint16_t version;
sc = device_get_softc(dev);
tda19988_cec_write(sc, TDA_CEC_ENAMODS, ENAMODS_RXSENS | ENAMODS_HDMI);
DELAY(1000);
tda19988_cec_read(sc, 0xfe, &data);
/* Reset core */
tda19988_reg_set(sc, TDA_SOFTRESET, 3);
DELAY(100);
tda19988_reg_clear(sc, TDA_SOFTRESET, 3);
DELAY(100);
/* reset transmitter: */
tda19988_reg_set(sc, TDA_MAIN_CNTRL0, MAIN_CNTRL0_SR);
tda19988_reg_clear(sc, TDA_MAIN_CNTRL0, MAIN_CNTRL0_SR);
/* PLL registers common configuration */
tda19988_reg_write(sc, TDA_PLL_SERIAL_1, 0x00);
tda19988_reg_write(sc, TDA_PLL_SERIAL_2, PLL_SERIAL_2_SRL_NOSC(1));
tda19988_reg_write(sc, TDA_PLL_SERIAL_3, 0x00);
tda19988_reg_write(sc, TDA_SERIALIZER, 0x00);
tda19988_reg_write(sc, TDA_BUFFER_OUT, 0x00);
tda19988_reg_write(sc, TDA_PLL_SCG1, 0x00);
tda19988_reg_write(sc, TDA_SEL_CLK, SEL_CLK_SEL_CLK1 | SEL_CLK_ENA_SC_CLK);
tda19988_reg_write(sc, TDA_PLL_SCGN1, 0xfa);
tda19988_reg_write(sc, TDA_PLL_SCGN2, 0x00);
tda19988_reg_write(sc, TDA_PLL_SCGR1, 0x5b);
tda19988_reg_write(sc, TDA_PLL_SCGR2, 0x00);
tda19988_reg_write(sc, TDA_PLL_SCG2, 0x10);
/* Write the default value MUX register */
tda19988_reg_write(sc, TDA_MUX_VP_VIP_OUT, 0x24);
version = 0;
tda19988_reg_read(sc, TDA_VERSION, &data);
version |= data;
tda19988_reg_read(sc, TDA_VERSION_MSB, &data);
version |= (data << 8);
/* Clear feature bits */
sc->sc_version = version & ~0x30;
switch (sc->sc_version) {
case TDA19988:
device_printf(dev, "TDA19988\n");
break;
default:
device_printf(dev, "Unknown device: %04x\n", sc->sc_version);
goto done;
}
tda19988_reg_write(sc, TDA_DDC_CTRL, DDC_ENABLE);
tda19988_reg_write(sc, TDA_TX3, 39);
tda19988_cec_write(sc, TDA_CEC_FRO_IM_CLK_CTRL,
CEC_FRO_IM_CLK_CTRL_GHOST_DIS | CEC_FRO_IM_CLK_CTRL_IMCLK_SEL);
if (tda19988_read_edid(sc) < 0) {
device_printf(dev, "failed to read EDID\n");
goto done;
}
/* Default values for RGB 4:4:4 mapping */
tda19988_reg_write(sc, TDA_VIP_CNTRL_0, 0x23);
tda19988_reg_write(sc, TDA_VIP_CNTRL_1, 0x01);
tda19988_reg_write(sc, TDA_VIP_CNTRL_2, 0x45);
done:
config_intrhook_disestablish(&sc->enum_hook);
}
static int
tda19988_attach(device_t dev)
{
struct tda19988_softc *sc;
phandle_t node;
sc = device_get_softc(dev);
sc->sc_dev = dev;
sc->sc_addr = iicbus_get_addr(dev);
sc->sc_cec_addr = (0x34 << 1); /* hardcoded */
sc->sc_edid = malloc(EDID_LENGTH, M_DEVBUF, M_WAITOK | M_ZERO);
sc->sc_edid_len = EDID_LENGTH;
device_set_desc(dev, "NXP TDA19988 HDMI transmitter");
sc->enum_hook.ich_func = tda19988_start;
sc->enum_hook.ich_arg = dev;
if (config_intrhook_establish(&sc->enum_hook) != 0)
return (ENOMEM);
node = ofw_bus_get_node(dev);
OF_device_register_xref(OF_xref_from_node(node), dev);
return (0);
}
static int
tda19988_detach(device_t dev)
{
/* XXX: Do not let unload drive */
return (EBUSY);
}
static int
tda19988_get_edid(device_t dev, uint8_t **edid, uint32_t *edid_len)
{
struct tda19988_softc *sc;
sc = device_get_softc(dev);
if (sc->sc_edid) {
*edid = sc->sc_edid;
*edid_len = sc->sc_edid_len;
} else
return (ENXIO);
return (0);
}
static int
tda19988_set_videomode(device_t dev, const struct videomode *mode)
{
struct tda19988_softc *sc;
sc = device_get_softc(dev);
tda19988_init_encoder(sc, mode);
return (0);
}
static device_method_t tda_methods[] = {
DEVMETHOD(device_probe, tda19988_probe),
DEVMETHOD(device_attach, tda19988_attach),
DEVMETHOD(device_detach, tda19988_detach),
/* HDMI methods */
DEVMETHOD(hdmi_get_edid, tda19988_get_edid),
DEVMETHOD(hdmi_set_videomode, tda19988_set_videomode),
{0, 0},
};
static driver_t tda_driver = {
"tda",
tda_methods,
sizeof(struct tda19988_softc),
};
static devclass_t tda_devclass;
DRIVER_MODULE(tda, iicbus, tda_driver, tda_devclass, 0, 0);
MODULE_VERSION(tda, 1);
MODULE_DEPEND(tda, iicbus, 1, 1, 1);
|