summaryrefslogtreecommitdiffstats
path: root/lib/libpthread/arch/alpha/include/atomic_ops.h
blob: 7c3e62bbb50ea4fddcf4881f57c01bdc03cdf802 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
/*-
 * Copyright (c) 2003 Daniel Eischen <deischen@FreeBSD.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Neither the name of the author nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#ifndef	_ATOMIC_OPS_H_
#define	_ATOMIC_OPS_H_

/*
 * Atomic swap:
 *   Atomic (tmp = *dst, *dst = val), then *res = tmp
 *
 * void atomic_swap_long(long *dst, long val, long *res);
 */
static inline void
atomic_swap_long(long *dst, long val, long *res)
{
	/* $1 and $2 are t0 and t1 respectively. */
	__asm __volatile (
		"   ldq     $1, %1\n"	/* get cache line before lock */
		"1: ldq_l   $1, %1\n"	/* load *dst asserting lock */
		"   mov     %2, $2\n"	/* save value to be swapped */
		"   stq_c   $2, %1\n"	/* attempt the store; $2 clobbered */
		"   beq     $2, 1b\n"	/* it didn't work, loop */
		"   stq     $1, %0\n"	/* save value of *dst in *res */
		"   mb            \n"
	    : "+m"(*res)
	    : "m"(*dst), "r"(val)
	    : "memory", "$1", "$2");	/* clobber t0 and t1 */
}

static inline void
atomic_swap_int(int *dst, int val, int *res)
{
	/* $1 and $2 are t0 and t1 respectively. */
	__asm __volatile (
		"   ldl     $1, %1\n"	/* get cache line before lock */
		"1: ldl_l   $1, %1\n"	/* load *dst asserting lock */
		"   mov     %2, $2\n"	/* save value to be swapped */
		"   stl_c   $2, %1\n"	/* attempt the store; $2 clobbered */
		"   beq     $2, 1b\n"	/* it didn't work, loop */
		"   stl     $1, %0\n"	/* save value of *dst in *res */
		"   mb            \n"
	    : "+m"(*res)
	    : "m"(*dst), "r"(val)
	    : "memory", "$1", "$2");	/* clobber t0 and t1 */
}

#define	atomic_swap_ptr(d, v, r) \
	atomic_swap_long((long *)(d), (long)(v), (long *)(r))

#endif
OpenPOWER on IntegriCloud