summaryrefslogtreecommitdiffstats
path: root/contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonELFObjectWriter.cpp
blob: 843072302b21f5fb3c3b4eb5936f29b61d07c3b2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
//===-- HexagonELFObjectWriter.cpp - Hexagon Target Descriptions ----------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//

#include "Hexagon.h"
#include "MCTargetDesc/HexagonFixupKinds.h"
#include "llvm/MC/MCAssembler.h"
#include "llvm/MC/MCELFObjectWriter.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

#define DEBUG_TYPE "hexagon-elf-writer"

using namespace llvm;
using namespace Hexagon;

namespace {

class HexagonELFObjectWriter : public MCELFObjectTargetWriter {
private:
  StringRef CPU;

public:
  HexagonELFObjectWriter(uint8_t OSABI, StringRef C);

  unsigned GetRelocType(MCValue const &Target, MCFixup const &Fixup,
                        bool IsPCRel) const override;
};
}

HexagonELFObjectWriter::HexagonELFObjectWriter(uint8_t OSABI, StringRef C)
    : MCELFObjectTargetWriter(/*Is64bit*/ false, OSABI, ELF::EM_HEXAGON,
                              /*HasRelocationAddend*/ true),
      CPU(C) {}

unsigned HexagonELFObjectWriter::GetRelocType(MCValue const &/*Target*/,
                                              MCFixup const &Fixup,
                                              bool IsPCRel) const {
  // determine the type of the relocation
  unsigned Type = (unsigned)ELF::R_HEX_NONE;
  unsigned Kind = (unsigned)Fixup.getKind();

  switch (Kind) {
    default:
      DEBUG(dbgs() << "unrecognized relocation " << Fixup.getKind() << "\n");
      llvm_unreachable("Unimplemented Fixup kind!");
      break;
    case FK_Data_4:
      Type = (IsPCRel) ? ELF::R_HEX_32_PCREL : ELF::R_HEX_32;
      break;
    case FK_PCRel_4:
      Type = ELF::R_HEX_32_PCREL;
      break;
    case FK_Data_2:
      Type = ELF::R_HEX_16;
      break;
   case FK_Data_1:
      Type = ELF::R_HEX_8;
      break;
    case fixup_Hexagon_B22_PCREL:
      Type = ELF::R_HEX_B22_PCREL;
      break;
    case fixup_Hexagon_B15_PCREL:
      Type = ELF::R_HEX_B15_PCREL;
      break;
    case fixup_Hexagon_B7_PCREL:
      Type = ELF::R_HEX_B7_PCREL;
      break;
    case fixup_Hexagon_LO16:
      Type = ELF::R_HEX_LO16;
      break;
    case fixup_Hexagon_HI16:
      Type = ELF::R_HEX_HI16;
      break;
    case fixup_Hexagon_32:
      Type = ELF::R_HEX_32;
      break;
    case fixup_Hexagon_16:
      Type = ELF::R_HEX_16;
      break;
    case fixup_Hexagon_8:
      Type = ELF::R_HEX_8;
      break;
    case fixup_Hexagon_GPREL16_0:
      Type = ELF::R_HEX_GPREL16_0;
      break;
    case fixup_Hexagon_GPREL16_1:
      Type = ELF::R_HEX_GPREL16_1;
      break;
    case fixup_Hexagon_GPREL16_2:
      Type = ELF::R_HEX_GPREL16_2;
      break;
    case fixup_Hexagon_GPREL16_3:
      Type = ELF::R_HEX_GPREL16_3;
      break;
    case fixup_Hexagon_HL16:
      Type = ELF::R_HEX_HL16;
      break;
    case fixup_Hexagon_B13_PCREL:
      Type = ELF::R_HEX_B13_PCREL;
      break;
    case fixup_Hexagon_B9_PCREL:
      Type = ELF::R_HEX_B9_PCREL;
      break;
    case fixup_Hexagon_B32_PCREL_X:
      Type = ELF::R_HEX_B32_PCREL_X;
      break;
    case fixup_Hexagon_32_6_X:
      Type = ELF::R_HEX_32_6_X;
      break;
    case fixup_Hexagon_B22_PCREL_X:
      Type = ELF::R_HEX_B22_PCREL_X;
      break;
    case fixup_Hexagon_B15_PCREL_X:
      Type = ELF::R_HEX_B15_PCREL_X;
      break;
    case fixup_Hexagon_B13_PCREL_X:
      Type = ELF::R_HEX_B13_PCREL_X;
      break;
    case fixup_Hexagon_B9_PCREL_X:
      Type = ELF::R_HEX_B9_PCREL_X;
      break;
    case fixup_Hexagon_B7_PCREL_X:
      Type = ELF::R_HEX_B7_PCREL_X;
      break;
    case fixup_Hexagon_16_X:
      Type = ELF::R_HEX_16_X;
      break;
    case fixup_Hexagon_12_X:
      Type = ELF::R_HEX_12_X;
      break;
    case fixup_Hexagon_11_X:
      Type = ELF::R_HEX_11_X;
      break;
    case fixup_Hexagon_10_X:
      Type = ELF::R_HEX_10_X;
      break;
    case fixup_Hexagon_9_X:
      Type = ELF::R_HEX_9_X;
      break;
    case fixup_Hexagon_8_X:
      Type = ELF::R_HEX_8_X;
      break;
    case fixup_Hexagon_7_X:
      Type = ELF::R_HEX_7_X;
      break;
    case fixup_Hexagon_6_X:
      Type = ELF::R_HEX_6_X;
      break;
    case fixup_Hexagon_32_PCREL:
      Type = ELF::R_HEX_32_PCREL;
      break;
    case fixup_Hexagon_COPY:
      Type = ELF::R_HEX_COPY;
      break;
    case fixup_Hexagon_GLOB_DAT:
      Type = ELF::R_HEX_GLOB_DAT;
      break;
    case fixup_Hexagon_JMP_SLOT:
      Type = ELF::R_HEX_JMP_SLOT;
      break;
    case fixup_Hexagon_RELATIVE:
      Type = ELF::R_HEX_RELATIVE;
      break;
    case fixup_Hexagon_PLT_B22_PCREL:
      Type = ELF::R_HEX_PLT_B22_PCREL;
      break;
    case fixup_Hexagon_GOTREL_LO16:
      Type = ELF::R_HEX_GOTREL_LO16;
      break;
    case fixup_Hexagon_GOTREL_HI16:
      Type = ELF::R_HEX_GOTREL_HI16;
      break;
    case fixup_Hexagon_GOTREL_32:
      Type = ELF::R_HEX_GOTREL_32;
      break;
    case fixup_Hexagon_GOT_LO16:
      Type = ELF::R_HEX_GOT_LO16;
      break;
    case fixup_Hexagon_GOT_HI16:
      Type = ELF::R_HEX_GOT_HI16;
      break;
    case fixup_Hexagon_GOT_32:
      Type = ELF::R_HEX_GOT_32;
      break;
    case fixup_Hexagon_GOT_16:
      Type = ELF::R_HEX_GOT_16;
      break;
    case fixup_Hexagon_DTPMOD_32:
      Type = ELF::R_HEX_DTPMOD_32;
      break;
    case fixup_Hexagon_DTPREL_LO16:
      Type = ELF::R_HEX_DTPREL_LO16;
      break;
    case fixup_Hexagon_DTPREL_HI16:
      Type = ELF::R_HEX_DTPREL_HI16;
      break;
    case fixup_Hexagon_DTPREL_32:
      Type = ELF::R_HEX_DTPREL_32;
      break;
    case fixup_Hexagon_DTPREL_16:
      Type = ELF::R_HEX_DTPREL_16;
      break;
    case fixup_Hexagon_GD_PLT_B22_PCREL:
      Type = ELF::R_HEX_GD_PLT_B22_PCREL;
      break;
    case fixup_Hexagon_LD_PLT_B22_PCREL:
      Type = ELF::R_HEX_LD_PLT_B22_PCREL;
      break;
    case fixup_Hexagon_GD_GOT_LO16:
      Type = ELF::R_HEX_GD_GOT_LO16;
      break;
    case fixup_Hexagon_GD_GOT_HI16:
      Type = ELF::R_HEX_GD_GOT_HI16;
      break;
    case fixup_Hexagon_GD_GOT_32:
      Type = ELF::R_HEX_GD_GOT_32;
      break;
    case fixup_Hexagon_GD_GOT_16:
      Type = ELF::R_HEX_GD_GOT_16;
      break;
    case fixup_Hexagon_LD_GOT_LO16:
      Type = ELF::R_HEX_LD_GOT_LO16;
      break;
    case fixup_Hexagon_LD_GOT_HI16:
      Type = ELF::R_HEX_LD_GOT_HI16;
      break;
    case fixup_Hexagon_LD_GOT_32:
      Type = ELF::R_HEX_LD_GOT_32;
      break;
    case fixup_Hexagon_LD_GOT_16:
      Type = ELF::R_HEX_LD_GOT_16;
      break;
    case fixup_Hexagon_IE_LO16:
      Type = ELF::R_HEX_IE_LO16;
      break;
    case fixup_Hexagon_IE_HI16:
      Type = ELF::R_HEX_IE_HI16;
      break;
    case fixup_Hexagon_IE_32:
      Type = ELF::R_HEX_IE_32;
      break;
    case fixup_Hexagon_IE_GOT_LO16:
      Type = ELF::R_HEX_IE_GOT_LO16;
      break;
    case fixup_Hexagon_IE_GOT_HI16:
      Type = ELF::R_HEX_IE_GOT_HI16;
      break;
    case fixup_Hexagon_IE_GOT_32:
      Type = ELF::R_HEX_IE_GOT_32;
      break;
    case fixup_Hexagon_IE_GOT_16:
      Type = ELF::R_HEX_IE_GOT_16;
      break;
    case fixup_Hexagon_TPREL_LO16:
      Type = ELF::R_HEX_TPREL_LO16;
      break;
    case fixup_Hexagon_TPREL_HI16:
      Type = ELF::R_HEX_TPREL_HI16;
      break;
    case fixup_Hexagon_TPREL_32:
      Type = ELF::R_HEX_TPREL_32;
      break;
    case fixup_Hexagon_TPREL_16:
      Type = ELF::R_HEX_TPREL_16;
      break;
    case fixup_Hexagon_6_PCREL_X:
      Type = ELF::R_HEX_6_PCREL_X;
      break;
    case fixup_Hexagon_GOTREL_32_6_X:
      Type = ELF::R_HEX_GOTREL_32_6_X;
      break;
    case fixup_Hexagon_GOTREL_16_X:
      Type = ELF::R_HEX_GOTREL_16_X;
      break;
    case fixup_Hexagon_GOTREL_11_X:
      Type = ELF::R_HEX_GOTREL_11_X;
      break;
    case fixup_Hexagon_GOT_32_6_X:
      Type = ELF::R_HEX_GOT_32_6_X;
      break;
    case fixup_Hexagon_GOT_16_X:
      Type = ELF::R_HEX_GOT_16_X;
      break;
    case fixup_Hexagon_GOT_11_X:
      Type = ELF::R_HEX_GOT_11_X;
      break;
    case fixup_Hexagon_DTPREL_32_6_X:
      Type = ELF::R_HEX_DTPREL_32_6_X;
      break;
    case fixup_Hexagon_DTPREL_16_X:
      Type = ELF::R_HEX_DTPREL_16_X;
      break;
    case fixup_Hexagon_DTPREL_11_X:
      Type = ELF::R_HEX_DTPREL_11_X;
      break;
    case fixup_Hexagon_GD_GOT_32_6_X:
      Type = ELF::R_HEX_GD_GOT_32_6_X;
      break;
    case fixup_Hexagon_GD_GOT_16_X:
      Type = ELF::R_HEX_GD_GOT_16_X;
      break;
    case fixup_Hexagon_GD_GOT_11_X:
      Type = ELF::R_HEX_GD_GOT_11_X;
      break;
    case fixup_Hexagon_LD_GOT_32_6_X:
      Type = ELF::R_HEX_LD_GOT_32_6_X;
      break;
    case fixup_Hexagon_LD_GOT_16_X:
      Type = ELF::R_HEX_LD_GOT_16_X;
      break;
    case fixup_Hexagon_LD_GOT_11_X:
      Type = ELF::R_HEX_LD_GOT_11_X;
      break;
    case fixup_Hexagon_IE_32_6_X:
      Type = ELF::R_HEX_IE_32_6_X;
      break;
    case fixup_Hexagon_IE_16_X:
      Type = ELF::R_HEX_IE_16_X;
      break;
    case fixup_Hexagon_IE_GOT_32_6_X:
      Type = ELF::R_HEX_IE_GOT_32_6_X;
      break;
    case fixup_Hexagon_IE_GOT_16_X:
      Type = ELF::R_HEX_IE_GOT_16_X;
      break;
    case fixup_Hexagon_IE_GOT_11_X:
      Type = ELF::R_HEX_IE_GOT_11_X;
      break;
    case fixup_Hexagon_TPREL_32_6_X:
      Type = ELF::R_HEX_TPREL_32_6_X;
      break;
    case fixup_Hexagon_TPREL_16_X:
      Type = ELF::R_HEX_TPREL_16_X;
      break;
    case fixup_Hexagon_TPREL_11_X:
      Type = ELF::R_HEX_TPREL_11_X;
      break;
  }
  return Type;
}

MCObjectWriter *llvm::createHexagonELFObjectWriter(raw_pwrite_stream &OS,
                                                   uint8_t OSABI,
                                                   StringRef CPU) {
  MCELFObjectTargetWriter *MOTW = new HexagonELFObjectWriter(OSABI, CPU);
  return createELFObjectWriter(MOTW, OS, /*IsLittleEndian*/ true);
}
OpenPOWER on IntegriCloud