summaryrefslogtreecommitdiffstats
path: root/sys/x86/include/specialreg.h
Commit message (Expand)AuthorAgeFilesLines
* Add bit names for the IA32_MISC_ENABLE msr.kib2015-07-281-0/+11
* Rewrite amd64 PCID implementation to follow an algorithm described inkib2015-05-091-0/+1
* Add macros for AMD-specific bits in MSR_EFER: LMSLE, FFXSR and TCE.neel2015-05-061-1/+4
* Add x2APIC support. Enable it by default if CPU is capable. Thekib2015-02-091-0/+1
* Update Features2 to display SDBG capability of processor. This issbruno2015-01-081-0/+1
* Merge from projects/bhyve_svm all the changes outside vmm.ko or bhyve utilities:neel2014-10-201-0/+14
* Support Intel-specific MSRs that are accessed when booting up a linux in bhyve:neel2014-10-091-0/+4
* Restructure the MSR handling so it is entirely handled by processor-specificneel2014-09-201-0/+4
* Add a define for index of IA32_XSS MSR, which is, per SDM rev. 50, ankib2014-09-061-0/+2
* Add more bits for the XSAVE features from CPUID 0xd, sub-function 1kib2014-09-061-0/+3
* - Output a summary of optional VT-x features in dmesg similar to CPUjhb2014-07-301-0/+19
* Whitespace fix.jhb2014-05-221-3/+3
* Add definitions for more structured extended features as well asjhb2014-05-161-6/+25
* Rename the AMD MSR_PERFCTR[0-3] so the Pentium Pro MSR_PERFCTR[0-1]tijl2014-01-311-6/+4
* Add bits for the AMD features from CPUID function 0x80000001 ECX,kib2013-11-081-0/+6
* x86: detect mwait capabilities and extensions, when presentavg2013-07-281-0/+23
* Move the previously added CPUID7 macros to CPUID_STDEXT.rpaulo2013-04-181-17/+11
* Add the most current CPUID7_* definitions.rpaulo2013-04-181-0/+17
* Make the code to check if VMX is enabled more readable by using macrosneel2013-04-111-0/+5
* Add macros required to enable VMX operation on Intel processors.neel2013-01-051-0/+2
* Provide the reading and display of the Standard Extended Features,kib2012-11-011-0/+11
* Add support for the XSAVEOPT instruction use. Our XSAVE/XRSTOR usagekib2012-07-141-0/+5
* Add x2apic MSR definitionsgrehan2012-04-171-1/+35
* Recognize the RDRAND instruction feature.jhb2012-04-091-0/+1
* Copy i386 specialreg.h to x86 and merge with amd64 specialreg.h. Replacetijl2012-03-191-0/+678
OpenPOWER on IntegriCloud