index
:
FreeBSD-src
RELENG_2_2
RELENG_2_3
RELENG_2_3_0
RELENG_2_3_1
RELENG_2_3_2
RELENG_2_3_3
RELENG_2_3_4
RELENG_2_4
RELENG_2_4_4
RELENG_2_4_OLD
devel
devel-11
releng/10.1
releng/10.3
releng/11.0
releng/11.1
stable/10
stable/11
Raptor Engineering's fork of pfsense FreeBSD src with pfSense changes
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sys
/
x86
/
include
/
specialreg.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add bit names for the IA32_MISC_ENABLE msr.
kib
2015-07-28
1
-0
/
+11
*
Rewrite amd64 PCID implementation to follow an algorithm described in
kib
2015-05-09
1
-0
/
+1
*
Add macros for AMD-specific bits in MSR_EFER: LMSLE, FFXSR and TCE.
neel
2015-05-06
1
-1
/
+4
*
Add x2APIC support. Enable it by default if CPU is capable. The
kib
2015-02-09
1
-0
/
+1
*
Update Features2 to display SDBG capability of processor. This is
sbruno
2015-01-08
1
-0
/
+1
*
Merge from projects/bhyve_svm all the changes outside vmm.ko or bhyve utilities:
neel
2014-10-20
1
-0
/
+14
*
Support Intel-specific MSRs that are accessed when booting up a linux in bhyve:
neel
2014-10-09
1
-0
/
+4
*
Restructure the MSR handling so it is entirely handled by processor-specific
neel
2014-09-20
1
-0
/
+4
*
Add a define for index of IA32_XSS MSR, which is, per SDM rev. 50, an
kib
2014-09-06
1
-0
/
+2
*
Add more bits for the XSAVE features from CPUID 0xd, sub-function 1
kib
2014-09-06
1
-0
/
+3
*
- Output a summary of optional VT-x features in dmesg similar to CPU
jhb
2014-07-30
1
-0
/
+19
*
Whitespace fix.
jhb
2014-05-22
1
-3
/
+3
*
Add definitions for more structured extended features as well as
jhb
2014-05-16
1
-6
/
+25
*
Rename the AMD MSR_PERFCTR[0-3] so the Pentium Pro MSR_PERFCTR[0-1]
tijl
2014-01-31
1
-6
/
+4
*
Add bits for the AMD features from CPUID function 0x80000001 ECX,
kib
2013-11-08
1
-0
/
+6
*
x86: detect mwait capabilities and extensions, when present
avg
2013-07-28
1
-0
/
+23
*
Move the previously added CPUID7 macros to CPUID_STDEXT.
rpaulo
2013-04-18
1
-17
/
+11
*
Add the most current CPUID7_* definitions.
rpaulo
2013-04-18
1
-0
/
+17
*
Make the code to check if VMX is enabled more readable by using macros
neel
2013-04-11
1
-0
/
+5
*
Add macros required to enable VMX operation on Intel processors.
neel
2013-01-05
1
-0
/
+2
*
Provide the reading and display of the Standard Extended Features,
kib
2012-11-01
1
-0
/
+11
*
Add support for the XSAVEOPT instruction use. Our XSAVE/XRSTOR usage
kib
2012-07-14
1
-0
/
+5
*
Add x2apic MSR definitions
grehan
2012-04-17
1
-1
/
+35
*
Recognize the RDRAND instruction feature.
jhb
2012-04-09
1
-0
/
+1
*
Copy i386 specialreg.h to x86 and merge with amd64 specialreg.h. Replace
tijl
2012-03-19
1
-0
/
+678