summaryrefslogtreecommitdiffstats
path: root/sys/sparc64
Commit message (Expand)AuthorAgeFilesLines
* Use register g6 to point to a small stack for svaing alternate globalsjake2001-08-211-9/+40
* Handle the pcb window scratch area in cpu_fork.jake2001-08-211-20/+36
* Save and restore %fprs and %y, which are unused by kernel code, butjake2001-08-212-24/+70
* Disable interrupts when calling openfirmware.jake2001-08-212-14/+26
* Rename fp_init_pcb to fp_init_proc. Set the FEF bit in fprs register;jake2001-08-202-5/+19
* Add definitions for new assembler code.jake2001-08-201-0/+31
* Catch up with new trap entry point names.jake2001-08-201-23/+3
* Add variables needed by hardware watchpoint support.jake2001-08-202-0/+12
* Add code for supporting hardware watch points.jake2001-08-202-0/+255
* Add a system call trap type and syscall() call request handler.jake2001-08-202-2/+228
* Add support for splitting the register windows on entry to thejake2001-08-204-399/+1111
* db_expr_t is signed.jake2001-08-201-1/+1
* Add definitions for bits in condition code register and the load storejake2001-08-204-13/+164
* Add a definition for the load store unit control register.jake2001-08-201-0/+2
* Sync globals.h up with the other platforms. There is still some cruft inobrien2001-08-202-14/+15
* Don't needlessly duplicate what's basically the same copyright.jake2001-08-181-26/+1
* Implement cpu_wait().jake2001-08-181-3/+26
* Increase the size of the phys_avail memory map. Implement pmap_dispose_proc.jake2001-08-181-9/+46
* Spell ta 1 correctly as ta %xcc, 1. Use %pil for critical enter/exitjake2001-08-181-13/+10
* Gcc 3.0 requires a .register pseudo-op for certain global registers whenjake2001-08-181-0/+5
* style(9) and make consistent across platformsobrien2001-08-162-28/+58
* OFF_T -> OFF (more standard style)ache2001-08-152-4/+4
* Add OFF_T_MAX/OFF_T_MINache2001-08-152-0/+6
* Sync up with the latest ansi.h in other platforms -- especially RUNE andobrien2001-08-151-20/+46
* Add a GENERIC kernel config for sparc64.jake2001-08-142-0/+33
* Add some definitions that got left out, *blush*.jake2001-08-141-0/+22
* Don't define ELF_RTLD_ADDR twice.jake2001-08-141-1/+0
* - Close races with signals and other AST's being triggered while we are injhb2001-08-102-15/+2
* Correct copyright language.jake2001-08-102-4/+4
* Add code to program the tick register and to setup its interrupt handler.jake2001-08-102-0/+99
* Add early code to support interrupts.jake2001-08-102-0/+162
* Fake up the frame pointers on a process's initial stack so they can bejake2001-08-101-9/+19
* Handle all types of mmu misses from user mode.jake2001-08-101-5/+16
* Use the macro for getting the trap type from the trapframe.jake2001-08-101-25/+68
* Store 8 bytes instead of 4 in suword. Use a temporary stack that's knownjake2001-08-102-4/+56
* Pass a context to tlb_store_slot, use a member(Sync) after setting thejake2001-08-101-7/+19
* 1. Start the clock running early for testing.jake2001-08-101-7/+43
* Set the pil to something sane on startup.jake2001-08-102-0/+2
* Add definitions needed by new assembler code.jake2001-08-101-12/+20
* 1. Add code to handle traps and interrupts from user mode.jake2001-08-102-98/+970
* Add code to handle stack traces that go all the way back to userland.jake2001-08-101-9/+26
* Add trap types for interrupts. Ad definitions to get the interrupt leveljake2001-08-101-5/+17
* 1. Add code to demap pages from the tlb for user contexts.jake2001-08-101-20/+43
* Add fields that point to per-cpu interrupt data.jake2001-08-102-0/+6
* Add a field to trapframe for saving the pil.jake2001-08-101-0/+1
* Add asis for interrupt registers.jake2001-08-101-0/+14
* The author isn't a [UC] Regents. Correct the copyright language.obrien2001-08-0920-42/+42
* Fix VCS ID spamage.obrien2001-08-091-2/+0
* Restore the proper copyright on this and remove the gratuitous changes fromobrien2001-08-091-29/+56
* The author isn't a [UC] Regents. Correct the copyright language.obrien2001-08-0930-60/+60
OpenPOWER on IntegriCloud