index
:
FreeBSD-src
RELENG_2_2
RELENG_2_3
RELENG_2_3_0
RELENG_2_3_1
RELENG_2_3_2
RELENG_2_3_3
RELENG_2_3_4
RELENG_2_4
RELENG_2_4_4
RELENG_2_4_OLD
devel
devel-11
releng/10.1
releng/10.3
releng/11.0
releng/11.1
stable/10
stable/11
Raptor Engineering's fork of pfsense FreeBSD src with pfSense changes
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sys
/
sparc64
/
include
/
asi.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add support for SPARC64 V (and where it already makes sense for other
marius
2010-05-02
1
-1
/
+6
*
- Assert that HEAPSZ is a multiple of PAGE_SIZE as at least the firmware
marius
2010-02-13
1
-6
/
+14
*
For cheetah-class CPUs ensure that the dt512_0 is set to hold 8k pages
marius
2008-09-08
1
-0
/
+1
*
cosmetic changes and style fixes
marius
2008-08-13
1
-1
/
+1
*
unbreak sparc64 loader build
kmacy
2006-10-09
1
-1
/
+1
*
kernel clean up to make the sun4v kernel build
kmacy
2006-10-09
1
-1
/
+1
*
Add convenience macros for the bits in ASI_ESTATE_ERROR_EN_REG (used
marius
2006-03-29
1
-0
/
+16
*
Add ASI definitions of UltraSPARC-III (Cu) processors, and add some
tmm
2002-07-16
1
-8
/
+102
*
Add asis for the upa config reg, which contains the hardware cpu id, and
jake
2002-01-08
1
-0
/
+2
*
Header file updates needed for the cache code: add/correct some ASI
tmm
2001-11-09
1
-2
/
+15
*
The definition for ASI_IMMU_TAG_TARGET_REG was wrong. Sort.
jake
2001-09-03
1
-12
/
+13
*
Add a definition for the load store unit control register.
jake
2001-08-20
1
-0
/
+2
*
Add asis for interrupt registers.
jake
2001-08-10
1
-0
/
+14
*
The author isn't a [UC] Regents. Correct the copyright language.
obrien
2001-08-09
1
-2
/
+2
*
Add floating point context switching code for sparc64.
tmm
2001-08-04
1
-0
/
+11
*
Flesh out the sparc64 port considerably. This contains:
jake
2001-07-31
1
-0
/
+93