summaryrefslogtreecommitdiffstats
path: root/sys/mips
Commit message (Expand)AuthorAgeFilesLines
* Updates for the RMI MIPS platform codejchandra2010-09-014-10/+13
* Add the workaround for 4xx lite boards after it was lost in the lastjchandra2010-08-311-0/+17
* Move debug.h to the the rge driver directory. rge.c is the only user ofjchandra2010-08-304-18/+6
* Clean up header files in RMI platform code (sys/mips/rmi), and removejchandra2010-08-3020-985/+390
* Remove misleading comment in pte.h. MIPS PTE entries are software managedjchandra2010-08-301-3/+0
* Apply MIPS pmap clean up patch from alc@ (with minor change to KASSERT):jchandra2010-08-292-67/+14
* New driver nlge for XLR/XLS Network Accelerator. This will support the XGMACjchandra2010-08-286-126/+4069
* Initial code for XLR CompactFlash driver.jchandra2010-08-285-1/+188
* Revamp XLR interrupt handling, the previous scheme does not work well onjchandra2010-08-276-129/+110
* Whitespace fixes in mips/include, remove unused 'struct tlb' from locore.hjchandra2010-08-276-51/+49
* Provide timecounter based on XLR PIC timer.jchandra2010-08-252-0/+74
* XLR PIC code update.jchandra2010-08-252-6/+13
* XLR PIC code update and style(9) fixes.jchandra2010-08-257-313/+231
* Rename on_chip.c to fmn.c, as the file has just the fast messaging networkjchandra2010-08-252-4/+2
* RMI XLR platform code clean-up.jchandra2010-08-252-122/+115
* Sync up XLR tick.c with the new MIPS tick.cjchandra2010-08-251-17/+25
* Migrate if_arge to use the PLL cpuops.adrian2010-08-192-30/+10
* Implement PLL generalisation in preparation for use in if_arge.adrian2010-08-193-3/+96
* add the PLL set functions to cpuopsadrian2010-08-191-0/+10
* Fix mistaken indenting.adrian2010-08-191-5/+5
* Add some initial AR724X chipset support.adrian2010-08-196-0/+228
* Add initial Atheros AR91XX support.adrian2010-08-195-0/+236
* Add missing licence.adrian2010-08-191-0/+26
* style(9) pick from imp@ .adrian2010-08-191-3/+2
* Remove now unused 'reg'.adrian2010-08-191-1/+0
* Initialise the USB system using cpuops rather than the AR71XX specific method.adrian2010-08-191-16/+1
* Migrate the CPU reset path to use the new cpuops.adrian2010-08-191-3/+1
* Remove the now-unused DDR flush register value.adrian2010-08-191-1/+0
* Make the PCI initialisation path use the new cpuops rather than directlyadrian2010-08-191-8/+4
* Make if_arge use the new cpuops rather than hard coding the DDR flush registers.adrian2010-08-191-22/+8
* Preparation work for supporting the AR91xx and AR724x.adrian2010-08-1910-32/+417
* MIPS n64 support - continued...jchandra2010-08-184-234/+214
* Add a DDR flush function, inspired by both Linux and if_arge.c.adrian2010-08-181-0/+10
* Add a further register definition for USB device initialisation.adrian2010-08-181-0/+2
* Bring over the first cut of the Atheros-specific SoC operations.adrian2010-08-181-0/+108
* Make return statements style(9) compliant in MIPS pmap.cjchandra2010-08-181-12/+15
* Import initial AR91XX and AR724X CPU register definitions.adrian2010-08-182-0/+164
* Supply some useful information to the started image using ELF aux vectors.kib2010-08-171-1/+7
* Rename TARGET_XLR_XLS to CPU_RMI to match other CPU_xxx definitions.jchandra2010-08-139-15/+12
* SMP support in n64.jchandra2010-08-124-17/+10
* Implement pmap changes suggested by alc@:jchandra2010-08-123-78/+52
* Optimization for pmap_kenter(), call pmap_update_page() only whenjchandra2010-08-121-1/+2
* Re-arrange the pmap calls that use smp_rendezvous() on SMP, so that theirjchandra2010-08-121-38/+71
* Update various places that store or manipulate CPU masks to use cpumask_tjhb2010-08-111-1/+1
* Fix for 64 bit compile, with SMP enabled.jchandra2010-08-111-2/+3
* Fix compilation when DDB disabled. Adds 'ifdef DDB' aroundjchandra2010-08-111-4/+4
* Add parentheses around the argument 'x' used in the __bswapXX(x) macros. Revertneel2010-08-111-6/+6
* loadandclear() for PTEs are not needed on MIPS. The PTEs are softwarejchandra2010-08-081-3/+9
* - Consolidate the the cache coherence attribute definitions in a single place.neel2010-08-074-17/+71
* Add a new ipi_cpu() function to the MI IPI API that can be used to send anjhb2010-08-062-0/+10
OpenPOWER on IntegriCloud