summaryrefslogtreecommitdiffstats
path: root/sys/mips/include/cpuregs.h
Commit message (Expand)AuthorAgeFilesLines
* Add "better" MIPS24k and MIPS74k barriers.adrian2013-10-091-1/+8
* Move MIPS_MAX_TLB_ENTRIES definition from cpuregs.h to tlb.cjchandra2013-04-121-1/+0
* At the risk of reducing source compatibility with old NetBSD and Sprite:jmallett2012-03-061-430/+61
* - Add better COP2 (crypto coprocessor) context handler for Octeon. Keepgonzo2012-01-061-0/+1
* Fix COP0 hazards for XLR and XLPjchandra2011-11-181-0/+2
* o) Properly size caches and TLB on Octeon.jmallett2011-03-161-5/+8
* - Add minidump support for FreeBSD/mipsgonzo2010-11-071-0/+3
* Get rid of unused macros.neel2010-09-171-29/+0
* MIPS n64 support - continued...jchandra2010-08-181-9/+23
* - Consolidate the the cache coherence attribute definitions in a single place.neel2010-08-071-4/+64
* Update the port of FreeBSD to Cavium Octeon to use the Cavium Simple Executivejmallett2010-07-201-1/+1
* We don't need sys/cdefs.h for __CONCAT here.imp2010-07-151-2/+0
* Add INFO config register from mips32/64 landimp2010-07-131-0/+2
* Define break value for ddb.imp2010-07-131-15/+16
* Move KSEG address definitions from cpu.h to cpuregs.h with the otherjchandra2010-07-121-2/+25
* o) Fix XKPHYS physical address extraction. Also define cache coherencyjmallett2010-04-191-15/+25
* Make the ddb command "show tlb" SMP friendly.neel2010-03-121-0/+2
* o) Consistently use MIPS_KSEGn_TO_PHYS instead of MIPS_{,UN}CACHED_TO_PHYS etc.jmallett2010-03-061-6/+0
* Fix a problem seen when a new process was returning to userlandneel2010-01-261-1/+5
* Merge from projects/mips to head by hand:imp2010-01-101-0/+6
* FreeBSD/mips port. The FreeBSD/mips port targets mips32, mips64,imp2008-04-131-0/+899
OpenPOWER on IntegriCloud