summaryrefslogtreecommitdiffstats
path: root/sys/i386/include/md_var.h
Commit message (Expand)AuthorAgeFilesLines
* Revert "Revert "MFC 322323 by jkim""Luiz Souza2018-02-231-1/+0
* Revert "MFC 322323 by jkim"Luiz Souza2018-02-211-0/+1
* MFC 322323 by jkimsephe2018-02-191-1/+0
* MFC 305836: Remove 'cpu' and 'cpu_class' on amd64.jhb2016-11-081-0/+1
* Type of the interrupt handlers on x86 cannot be expressed in C.kib2016-03-291-1/+0
* Merge common parts of i386 and amd64 md_var.h and smp.h intokib2015-12-071-65/+2
* Clear the IA32_MISC_ENABLE MSR bit, which limits the max CPUIDkib2015-08-031-0/+1
* Reduce code duplication. Add helper fill_based_sd(9) which creates akib2015-06-291-0/+2
* Update print_INTEL_TLB() by the tag values from the Intel SDMkib2015-06-061-0/+1
* If x86 CPU implementation of the MWAIT instruction reasonablykib2015-05-091-0/+1
* Move some common code from sys/amd64/amd64/machdep.c andkib2015-04-221-0/+1
* For x86, read MAXPHYADDR, defined in SDM vol 3 4.1.4 Enumeration of Pagingkib2015-01-121-0/+1
* MFamd64: Add support for extended FPU states on i386. This includesjhb2014-11-021-0/+9
* MFamd64: Move extern declaration of _ucodesel and _udatasel tojhb2014-11-021-0/+2
* Rework virtual machine hypervisor detection.jhb2014-10-281-0/+2
* Pass up the error status of minidumpsys() to its callers.markj2014-10-081-1/+1
* MFamd64: Use initializecpu() to set various model-specific registers onjhb2014-09-101-1/+1
* To workaround an errata on certain Pentium Pro CPUs, i386 disablesjhb2014-09-101-0/+1
* Move code to set various MSRs on AMD cpus out of printcpuinfo() andjhb2014-09-101-5/+0
* Merge the amd64 and i386 identcpu.c into a single x86 implementation.jhb2014-09-041-0/+1
* - Move prototypes for various functions into out of C files and intojhb2014-09-041-2/+13
* x86: detect mwait capabilities and extensions, when presentavg2013-07-281-0/+3
* Add SMP/i386 suspend/resume support.iwasaki2012-05-181-0/+1
* Remove unused i586 optimized bcopy/bzero/etc implementations that utilizekib2010-06-231-10/+0
* Adapt r204907 and r205402, the amd64 implementation of the workaround foralc2010-03-241-0/+1
* As was done in r195820 for amd64, use clflush for flushing cache lineskib2009-07-291-0/+1
* Introduce cpu_vendor_id and replace a lot of strcmp(cpu_vendor, "...").jkim2008-11-261-0/+1
* Detect Advanced Power Management Information for AMD CPUs.jkim2008-10-211-0/+1
* Initialise (if necessary) the VIA C3/C7 features.mr2006-07-121-0/+2
* Use the method described in IA-32 Intel Architecture Software Developer'sdavidxu2006-05-301-0/+1
* Merge minidumps from amd64 where they were originally developed.peter2006-04-211-0/+6
* - Print number of physical/logical cores and more CPUID info.jkim2005-10-141-0/+2
* Begin promoting the AMD-originated feature flags to first class flags, nowpeter2005-06-301-1/+3
* Add the 2nd word of IA32 feature flags. This includes things such as SSE3.obrien2005-05-161-1/+1
* Move pc98 specific parts to the pc98 specific file.imp2005-04-031-4/+0
* Remove atdevbase and replace it's remaining uses with direct references tojhb2004-06-101-1/+0
* - is_physical_memory()'s parameter, which is a physical address, should bealc2004-04-111-1/+1
* Add struct definition of the Elan MMCR registers (from jb@)phk2004-01-051-1/+0
* Catch up to interrupt code changes.jhb2003-11-031-0/+2
* - Add ss2_pagezero() for zeroing pages using the movnti instruction. Thisjeff2003-10-011-0/+1
* Further cleanup <machine/cpu.h> and <machine/md_var.h>: move the MImarcel2003-08-161-3/+0
* Tidy up leftover lazy_switch instrumentation that is no longer needed.peter2003-06-271-16/+0
* Define ovbcopy() as a macro which expands to the equivalent bcopy() call,des2003-04-041-4/+5
* Commit a partial lazy thread switch mechanism for i386. it isn't as lazypeter2003-04-021-0/+16
* - Add vm_paddr_t, a physical address type. This is required for systemsjake2003-03-251-1/+1
* - Move enable_sse()'s prototype to machine/md_var.h.jhb2003-01-221-2/+3
* Rename cpuid_cpuinfo to cpu_procinfo. bde requested that I rename thisjhb2003-01-221-1/+1
* Rework part of the previous processor name changes so that we readjhb2003-01-091-1/+0
* - Add a cpu_exthigh variable to hold the highest extended cpuid valuejhb2003-01-081-0/+2
* Add a cpuid_cpuinfo variable to hold the results of %ebx from cpuid withjhb2003-01-081-0/+1
OpenPOWER on IntegriCloud