summaryrefslogtreecommitdiffstats
path: root/sys/dev/uart/uart_dev_quicc.c
Commit message (Collapse)AuthorAgeFilesLines
* Add support for the uart classes to set their default register shift value.andrew2015-04-111-1/+2
| | | | | | | | | | | This is needed with the pl011 driver. Before this change it would default to a shift of 0, however the hardware places the registers at 4-byte addresses meaning the value should be 2. This patch fixes this for the pl011 when configured using the fdt. The other drivers have a default value of 0 to keep this a no-op. MFC after: 1 week
* Introduce grab and ungrab upcalls. When the kernel desires to grab theimp2014-01-191-0/+35
| | | | | | | | | | | | console, it calls the grab functions. These functions should turn off the RX interrupts, and any others that interfere. This makes mountroot prompt work again. If there's more generalized need other than prompting, many of these routines should be expanded to do those new things. Should have been part of r260889, but waasn't due to command line typo. Reviewed by: bde (with reservations)
* Fix low-level uart drivers that set their fifo sizes in the softc too late.ian2013-04-011-3/+3
| | | | | | | | | uart(4) allocates send and receiver buffers in attach() before it calls the low-level driver's attach routine. Many low-level drivers set the fifo sizes in their attach routine, which is too late. Other drivers set them in the probe() routine, so that they're available when uart(4) allocates buffers. This fixes the ones that were setting the values too late by moving the code to probe().
* Cast to uintptr_t before casting to void*. This allows themarcel2008-11-221-3/+3
| | | | | | | QUICC backend to be built on LP64 platforms. This makes it possible to include the QUICC backend in the kernel module. PR: 127120
* Support for Freescale QUad Integrated Communications Controller.raj2008-03-031-0/+487
The QUICC engine is found on various Freescale parts including MPC85xx, and provides multiple generic time-division serial channel resources, which are in turn muxed/demuxed by the Serial Communications Controller (SCC). Along with core QUICC/SCC functionality a uart(4)-compliant device driver is provided which allows for serial ports over QUICC/SCC. Approved by: cognet (mentor) Obtained from: Juniper MFp4: e500
OpenPOWER on IntegriCloud