summaryrefslogtreecommitdiffstats
path: root/sys/dev/etherswitch
Commit message (Expand)AuthorAgeFilesLines
* Cleanup unnecessary semicolons from the kernel.pfg2016-04-104-4/+4
* [mdio] migrate mdiobus out of etherswitch and into a top-level device of its ...adrian2015-12-2615-188/+12
* [arswitch] bump the number of ports on the ar934x internal switch.adrian2015-12-151-2/+2
* Introduce e6000sw etherswitch supportzbb2015-10-252-0/+1161
* AR8327: Fix up the ability to configure the vlangroup configuration for the C...adrian2015-10-201-1/+9
* Fix French typos in etherswitch.rpaulo2015-04-181-61/+61
* Turns out the AR933x looks like the AR7240/AR7241 switch as far as VLANadrian2015-03-281-1/+0
* Commit 802.1q configuration support for the AR8327.adrian2015-03-134-35/+217
* Methodise a couple more of the VLAN methods.adrian2015-03-084-12/+18
* Add per-port vlan support for the AR8327.adrian2015-03-086-31/+145
* Fix up support for the AR8327.adrian2015-03-086-66/+237
* AR8327: Disable energy-efficient ethernet support in the PHYs.adrian2015-03-011-18/+31
* Bump the port mask on the AR8327 ethernet switch from 0x3f to 0x7f.adrian2015-03-011-2/+2
* Add another register definition for the AR8327.adrian2015-02-281-0/+3
* Add another revision of the AR8327.adrian2014-07-261-0/+1
* Revert r268543.rpaulo2014-07-1210-10/+10
* Move iic.h to sys/ so that it's automatically installed in /usr/include/sys.rpaulo2014-07-1210-10/+10
* Allow the PVID setting on CPU port.loos2014-07-051-2/+8
* Initialize the switch vlan table at attachment.loos2014-07-031-7/+33
* Fix the reported status for the switch CPU port which was (wrongly)loos2014-07-012-2/+2
* Add the CPU port flag to the CPU port on rtl8366 (port 5).loos2014-07-012-4/+8
* Fix the build with debug enabled and remove a variable used only at switchloos2014-05-092-11/+4
* Fix a bug on ip17x switch initialization which will fail as soon as youloos2014-05-092-2/+2
* Add a description here.adrian2014-03-021-0/+3
* Set all of the ports into the same vlangroup; there's only one vlangroupadrian2014-03-021-5/+4
* Add ATU flush support.adrian2014-03-023-1/+79
* Add AR8216 era ATU management/configuration register definitions.adrian2014-03-021-6/+31
* (I think!) make the AR8327 switch correctly handle traffic.adrian2014-03-011-1/+31
* Be paranoid about bit operations here.adrian2014-03-011-1/+1
* Remove now dead code.adrian2014-03-011-10/+0
* Add missing includes and remove two unused ones.brueffer2014-02-273-2/+9
* Add LED setup support for the AR8327.adrian2014-02-261-0/+67
* Add in the SGMII configuration code. The DB120 doesn't use it, so Iadrian2014-02-261-2/+55
* Undo the DB120 hard-coded values in the AR8327 code and fetch it fromadrian2014-02-261-23/+210
* Add in port0/port6 configuration as part of the platform data code path.adrian2014-02-242-45/+59
* Link the AR8327 to the build.adrian2014-02-241-0/+3
* Add initial AR8327 support.adrian2014-02-242-0/+564
* Methodize the arswitch VLAN routines.adrian2014-02-243-18/+35
* * Ensure enough ports/phys are available for both the AR8327 and previousadrian2014-02-241-3/+16
* Extract out the port VLAN flags/setup code and throw it into two newadrian2014-02-191-43/+70
* Add methods for the VLAN port set/get routines.adrian2014-02-191-0/+6
* Turn the port init function into a HAL method and initialise it to theadrian2014-02-191-4/+14
* Teach the PHY register path about the different MDIO bus addressadrian2014-02-191-5/+17
* Add a new method to set up the individual port in question.adrian2014-02-191-0/+4
* Change arswitch_ports_init() to arswitch_port_init(), and teach it to takeadrian2014-02-191-16/+18
* Add in the AR8327 probe/attach code and switch type.adrian2014-02-192-0/+7
* Store away the chip version and revision; some AR8327 code depends uponadrian2014-02-192-0/+4
* Add in a flag to control whether the low or high data word of a register accessadrian2014-02-192-2/+14
* The MDIO control register for the AR8327 has a different address toadrian2014-02-171-0/+2
* Add mmd declaration.adrian2014-02-171-0/+2
OpenPOWER on IntegriCloud